


Dual J-K Positive-Edge-Triggered Flip-Flop

The LS109 is a bipolar, NPN, sealed-junction, silicon integrated circuit. It is manufactured in low-power Schottky technology and is available in a wire-bonded, 16-pin plastic DIP or surface mount package.



Truth Table

Inputs					Outputs	
Set	Clear	Clock	J	\bar{K}	Q	\bar{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↑	L	L	L	H
H	H	↑	H	L	TOGGLE	
H	H	↑	L	H	Q ₀	\bar{Q}_0
H	H	↑	H	H	H	L
H	H	L	X	X	Q	\bar{Q}

* This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level

H = High level (steady state)

L = Low level (steady state)

↑ = Transition from low to high level


X = Irrelevant (any input, including transitions)

Q₀ = Level of Q before the indicated steady-state input conditions were established

\bar{Q}_0 = Complement of Q₀ or level of \bar{Q} before the indicated steady-state input conditions were established

TOGGLE = Each output changes to the complement of its previous level on each active transition indicated by ↑

Logic Diagram



Electrical Characteristics

V_{CC} = 5.0 ± 0.5 V, T_A = -55 to +125°C (WA-LS)
 V_{CC} = 5.0 ± 0.25 V, T_A = 0 to 70°C (WP90224L13)
 V_{CC} = 5.0 ± 0.5 V, T_A = -40 to +85°C (WA-LSD, WP91398L4)

Parameter	Symbol	WA-LS		WP, WA-LSD		Units
		Min	Max	Min	Max	
Output Voltage, V _{CC} = 4.5 V						
Low, I _{OL} = 4.0 mA	V _{OL}	—	0.4	—	0.4	V
I _{OL} = 8.0 mA	V _{OL}	—	0.5	—	0.5	V
High, I _{OH} = -0.4 mA	V _{OH}	2.5	—	2.7	—	V
Input Voltage, V _{CC} = 4.5 V						
Low	V _{IL}	—	0.7	—	0.8*	V
High	V _{IH}	2.0	7.5	2.0	5.5	V
Clamp, I _{IN} = -18.0 mA	V _{IK}	—	-1.5	—	-1.5	V
Input Current, V _{CC} = 5.5 V						
Low, V _{IL} = 0.4 V						
J, K	I _{IL}	—	-0.4	—	-0.4	mA
Clock, Set	I _{IL}	—	-0.8	—	-0.8	mA
Clear	I _{IL}	—	-1.6	—	-1.6	mA
High, V _{IH} = 2.7 V						
J, K	I _{IH}	—	20.0	—	20.0	μA
Clock, Set	I _{IH}	—	40.0	—	40.0	μA
Clear	I _{IH}	—	80.0	—	80.0	μA
@ V _I max, V _I = 7.0 V, V _I = 5.5 V (WP, WA-LSD)						
J, K	I _I	—	0.1	—	0.1	mA
Clock, Set (Set, V _I = 5.5 V, WA-LS)	I _I	—	0.2	—	0.2	mA
Clear (V _I = 5.5 V, WA-LS)	I _I	—	0.4	—	0.4	mA
Output Current, V _{CC} = 5.5 V						
Short-Circuit	I _{OS}	-20.0	-100.0	-20.0	-100.0	mA
Supply Current, V _{CC} = 5.5 V	I _{CC}	—	8.0	—	8.0	mA

* WA-LSD, WP91398L4: V_{IL} = 0.7 V

Timing Diagrams




Figure 1. Clock to Output Delays, Data Set-Up and Hold Times, Clock Pulse Width (Note 1)




Figure 2. Set and Clear to Output Delays, Set and Clear Pulse Widths (Note 2)

Notes:

1. This waveform is for an output with internal conditions such that the output is low except when disabled by the output control.
2. This waveform is for an output with internal conditions such that the output is high except when disabled by the output control.