

## 74F843 9-Bit Transparent Latch

### General Description

The 'F843 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity.

The 'F843 is functionally and pin compatible with AMD's Am29843.

### Features


- TRI-STATE® output
- Direct replacement for AMD's Am29843

### Ordering Code: See Section 11

Commercial	Package Number	Package Description
74F843SPC	N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
74F843SC (Note 1)	M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC


Note 1: Devices also available in 13" reel. Use suffix = SCX.

### Logic Symbols




TL/F/9453-6

### Connection Diagram



TL/F/9453-2



TL/F/9453-1

## Unit Loading/Fan Out: See Section 2 for U.L. Definitions

Pin Names	Description	74F	
		U.L. HIGH/LOW	Input $I_{IH}/I_{IL}$ Output $I_{OH}/I_{OL}$
$D_0-D_8$	Data Inputs	1.0/1.0	20 $\mu$ A/ -0.6 mA
$\overline{OE}$	Output Enable Input	1.0/1.0	20 $\mu$ A/ -0.6 mA
LE	Latch Enable	1.0/1.0	20 $\mu$ A/ -1.0/1.0
$\overline{CLR}$	Clear	1.0/1.0	20 $\mu$ A/ -0.6 mA
PRE	Preset	1.0/1.0	20 $\mu$ A/ -0.6 mA
$O_0-O_8$	TRI-STATE Data Outputs	150/40	-3 mA/24 mA

## Functional Description

The 'F843 consists of nine D-type latches with TRI-STATE outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transition. On the LE HIGH-to-LOW transition, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ( $\overline{OE}$ ) is LOW. When  $\overline{OE}$  is HIGH, the bus


output is in the high impedance state. In addition to the LE and  $\overline{OE}$  pins, the 'F843 has a Clear ( $\overline{CLR}$ ) pin and a Preset ( $\overline{PRE}$ ). These pins are ideal for parity bus interfacing in high performance systems. When  $\overline{CLR}$  is LOW, the outputs are LOW if  $\overline{OE}$  is LOW. When  $\overline{CLR}$  is HIGH, data can be entered into the latch. When  $\overline{PRE}$  is LOW, the Outputs are HIGH if  $\overline{OE}$  is LOW. Preset overrides  $\overline{CLR}$ .

Function Table

Inputs		Internal	Output	Function			
$\overline{CLR}$	PRE	$\overline{OE}$	LE		D	Q	O
H	H	X	X	X	X	Z	High Z
H	H	H	H	L	L	Z	High Z
H	H	H	H	H	H	Z	High Z
H	H	H	L	X	NC	Z	Latched
H	H	L	H	L	L	L	Transparent
H	H	L	H	H	H	H	Transparent
H	H	L	L	X	NC	NC	Latched
H	L	L	X	X	H	H	Preset
L	H	L	X	X	L	L	Clear
L	L	L	X	X	H	H	Preset
L	H	H	L	X	L	Z	Latched
H	L	H	L	X	H	Z	Latched

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial  
Z = High Impedance  
NC = No Change

## Logic Diagram



TL/F/9453-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

**Absolute Maximum Ratings** (Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
Plastic	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	
Standard Output	-0.5V to V <sub>CC</sub>
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

**Recommended Operating Conditions**

Free Air Ambient Temperature	Commercial	0°C to +70°C
Supply Voltage	Commercial	+4.5V to +5.5V

**DC Electrical Characteristics**

Symbol	Parameter	74F			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	74F 10% V <sub>CC</sub>	2.5		V	Min	I <sub>OH</sub> = -1 mA
		74F 10% V <sub>CC</sub>	2.4				I <sub>OH</sub> = -3 mA
		74F 5% V <sub>CC</sub>	2.7				I <sub>OH</sub> = -1 mA
		74F 5% V <sub>CC</sub>	2.7				I <sub>OH</sub> = -3 mA
V <sub>OL</sub>	Output LOW Voltage	74F 10% V <sub>CC</sub>		0.5	V	Min	I <sub>OL</sub> = 24 mA
I <sub>IH</sub>	Input HIGH Current	74F		5.0	μA	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	74F		7.0	μA	Max	V <sub>IN</sub> = 7.0V
I <sub>CEX</sub>	Output HIGH Leakage Current	74F		50	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
V <sub>ID</sub>	Input Leakage Test	74F	4.75		V	0.0	I <sub>ID</sub> = 1.9 μA All other pins grounded
I <sub>OD</sub>	Output Leakage Circuit Current	74F		3.75	μA	0.0	V <sub>IOD</sub> = 150 mV All other pins grounded
I <sub>IL</sub>	Input LOW Current			-0.6	mA	Max	V <sub>IN</sub> = 0.5V
I <sub>OZH</sub>	Output Leakage Current			50	μA	Max	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Output Leakage Current			-50	μA	Max	V <sub>OUT</sub> = 0.5V
I <sub>OS</sub>	Output Short-Circuit Current		-60	-150	mA	Max	V <sub>OUT</sub> = 0V
I <sub>ZZ</sub>	Bus Drainage Test			500	μA	0.0V	V <sub>OUT</sub> = 5.25V
I <sub>CC</sub>	Power Supply Current		65	90	mA	Max	

**AC Electrical Characteristics:** See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			74F		Units	Fig. No.
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF			
		Min	Typ	Max	Min	Max		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	2.5 1.5	5.4 4.2	8.0 6.5	2.0 1.5	9.0 7.0	ns	2-3
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LE to O <sub>n</sub>	5.0 2.0	8.5 4.7	12.0 7.5	4.5 2.0	13.5 8.0	ns	2-3
t <sub>PLH</sub>	Propagation Delay $\overline{\text{PRE}}$ to O <sub>n</sub>	3.0	7.3	10.0	2.5	11.0	ns	2-3
t <sub>PHL</sub>	Propagation Delay $\overline{\text{CLR}}$ to O <sub>n</sub>	3.0	6.9	10.0	2.5	11.0	ns	2-3
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time $\overline{\text{OE}}$ to O <sub>n</sub>	2.5 2.5	5.0 6.1	8.5 9.0	2.0 2.0	9.5 10.0	ns	2-3
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time $\overline{\text{OE}}$ to O <sub>n</sub>	1.0 1.0	3.6 3.4	6.5 6.5	1.0 1.0	7.5 7.5	ns	2-5

**AC Operating Requirements:** See Section 2 for Waveforms

Symbol	Parameter	74F		74F		Units	Fig. No.
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V		T <sub>A</sub> , V <sub>CC</sub> = Com			
		Min	Max	Min	Max		
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW D <sub>n</sub> to LE	2.0 2.0		2.5 2.5		ns	2-6
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW D <sub>n</sub> to LE	2.5 3.0		3.0 3.5			
t <sub>w</sub> (H)	LE Pulse Width, HIGH	4.0		4.0			
t <sub>w</sub> (L)	$\overline{\text{PRE}}$ Pulse Width, LOW	5.0		5.0		ns	2-4
t <sub>w</sub> (L)	$\overline{\text{CLR}}$ Pulse Width, LOW	5.0		5.0		ns	2-4
t <sub>rec</sub>	$\overline{\text{PRE}}$ Recovery Time	10.0		10.0		ns	2-6
t <sub>rec</sub>	$\overline{\text{CLR}}$ Recovery Time	12.0		13.0		ns	2-6