

## LP8900 Ultra Low Noise, Dual 200mA Linear Regulator for RF/Analog Circuits

Check for Samples: [LP8900](#)

### FEATURES

- Operation from 1.8V to 5.5V Input
- 1% Accuracy Over Temperature
- Output Voltage from 1.2V to 3.6V
- 6- $\mu\text{V}_{\text{RMS}}$  Output Voltage Noise
- PSRR 75 dB at 1kHz
- 110 mV Dropout at 200 mA Load
- 48  $\mu\text{A}$  Quiescent Current per Regulator
- 80  $\mu\text{s}$  Startup Time
- Stable with Ceramic Capacitors as Small as 0402
- Thermal-Overload and Short-Circuit Protection

### APPLICATIONS

- Battery Operated Devices
- Hand-Held Information Appliances
- Noise Sensitive RF Applications
- DC/DC Convertor Post Regulation/Filter

### PACKAGE

- 6-bump DSBGA (1.5mm x 1.1mm)

### DESCRIPTION

The LP8900 is a dual linear regulator capable of supplying 200 mA output current per regulator. Designed to meet the requirements of RF/Analog circuits, the LP8900 provides low device noise, High PSRR, low quiescent current and superior line transient response figures.


Using new innovative design techniques the LP8900 offers class-leading device noise performance without a noise bypass capacitor.

The LP8900 is designed to be stable with space saving ceramic capacitors as small as 0402 case size, enabling a solution size  $<4\text{mm}^2$ .

Performance is specified for a  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  junction temperature range.

Output voltage options are available between 1.2V and 3.6V, for availability please contact your local TI sales office.

### Typical Application Circuit



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.


**Pin Descriptions**

Pin No.	Symbol	Name and Function
A1	V <sub>EN 1</sub>	Enable Input; Enables the Regulator when ≥ 1.2V. Disables the Regulator when ≤ 0.4V. Enable Input has an internal 3-MΩ pull-down resistor to GND.
B1	GND	Common Ground.
C1	V <sub>EN 2</sub>	Enable Input; Enables the Regulator when ≥ 1.2V. Disables the Regulator when ≤ 0.4V. Enable Input has an internal 3-MΩ pull-down resistor to GND.
C2	V <sub>OUT 2</sub>	Voltage output. A Low ESR Ceramic Capacitor should be connected from this pin to GND. (See <a href="#">Application Information</a> ) Connect this output to the load circuit.
B2	V <sub>IN</sub>	Voltage Supply Input. A 1.0 μF capacitor should be connected from this pin to GND.
A2	V <sub>OUT 1</sub>	Voltage output. A Low ESR Ceramic Capacitor should be connected from this pin to GND. (See <a href="#">Application Information</a> ) Connect this output to the load circuit.

**Table 1. Device Voltage Options**

Base Part Number	V <sub>OUT1</sub>	V <sub>OUT2</sub>
LP8900TLE-3333	2.8V	2.8V
LP8900TLE-AAAH	2.7V	2.7V
LP8900TLE-AAEB	2.8V	2.7V
LP8900TLE-AAEC	2.8V	1.2V

**Connection Diagram**



**Figure 1. 6-Bump Thin DSBGA, Large Bump**  
See package number YZR0006CZA



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

**ABSOLUTE MAXIMUM RATINGS** <sup>(1)(2)(3)</sup>

$V_{IN}$ , $V_{OUT}$ Pins: Voltage to GND		-0.3 to 6.5V
$V_{EN}$ : Voltage to GND		-0.3 to ( $V_{IN} + 0.3V$ ) to 6.5V (max)
Junction Temperature		150°C
Lead/Pad Temp. <sup>(4)</sup>	DSBGA	260°C
Storage Temperature		-65 to 150°C
Continuous Power Dissipation <sup>(5)</sup>		Internally Limited
ESD <sup>(6)</sup>	Human Body Model	2KV
	Machine Model	200V

- (1) All Voltages are with respect to the potential at the GND pin.
- (2) Absolute Maximum Ratings are limits beyond which damage can occur. Operating Ratings are conditions under which operation of the device is specified. Operating Ratings do not imply specified performance limits. For specified performance limits and associated test conditions, see the Electrical Characteristics tables.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (4) For further information on these packages please refer to the following application notes, AN-1112 ([SNVA009](#)) DSBGA Wafer Level Chip Scale Package.
- (5) Internal thermal shutdown circuitry protects the device from permanent damage.
- (6) The human body model is 100 pF discharged through a 1.5 k $\Omega$  resistor into each pin. The machine model is a 200pF capacitor discharged directly into each pin.

**OPERATING RATINGS** <sup>(1)</sup>

Input Voltage Range	1.8 to 5.5V
Recommended Load Current per channel	200mA
Junction Temperature	-40°C to 125°C
Ambient Temperature $T_A$ Range <sup>(2)</sup>	-40°C to 85°C

- (1) Absolute Maximum Ratings are limits beyond which damage can occur. Operating Ratings are conditions under which operation of the device is specified. Operating Ratings do not imply specified performance limits. For specified performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) The maximum ambient temperature ( $T_{A(max)}$ ) is dependant on the maximum operating junction temperature ( $T_{J(max-op)} = 125^\circ\text{C}$ ), the maximum power dissipation of the device in the application ( $P_{D(max)}$ ), and the junction to ambient thermal resistance of the part / package in the application ( $\theta_{JA}$ ), as given by the following equation:  $T_{A(max)} = T_{J(max-op)} - (\theta_{JA} \times P_{D(max)})$ .

**THERMAL PROPERTIES** <sup>(1)</sup>

Junction To Ambient Thermal Resistance <sup>(2)</sup>	$\theta_{JA}$ JEDEC Board <sup>(3)</sup>	108°C/W
	$\theta_{JA}$ 4 Layer Board	172°C/W

- (1) Absolute Maximum Ratings are limits beyond which damage can occur. Operating Ratings are conditions under which operation of the device is specified. Operating Ratings do not imply specified performance limits. For specified performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) Junction to ambient thermal resistance is dependant on the application and board layout. In applications where high maximum power dissipation is possible, special care must be paid to thermal dissipation issues in board design.
- (3) Full details can be found in JESD61-7

## ELECTRICAL CHARACTERISTICS

Unless otherwise noted,  $V_{EN} = 1.2V$ ,  $V_{IN} = V_{OUT} + 0.5V$ , or  $1.8V$ , whichever is higher, where  $V_{OUT}$  is the higher of  $V_{OUT1}$  and  $V_{OUT2}$ .  $C_{IN} = C_{OUT} = 1\mu F$ ,  $I_{OUT} = 1.0mA$ .

Typical values and limits appearing in normal type apply for  $T_A = 25^\circ C$ . Limits appearing in **boldface** type apply over the full junction temperature range for operation,  $-40$  to  $+125^\circ C$ . <sup>(1)</sup>

Symbol	Parameter	Conditions	Typ	Limit		Units	
				Min	Max		
$V_{IN}$	Input Voltage	See <sup>(2)</sup>		1.8	5.5	V	
$\Delta V_{OUT}$	Output Voltage Tolerance	$V_{IN} = V_{OUT(NOM)} + 0.5V$ to $5.5V$ $I_{LOAD} = 1mA$		<b>-1.0</b>	<b>1.0</b>	%	
		$V_{IN} = 1.8V$ to $5.5V$ $I_{LOAD} = 1mA$ , $V_{OUT} = 1.2V$		<b>-2.25</b>	<b>2.25</b>	%	
	Line Regulation Error	$V_{IN} = V_{OUT(NOM)} + 0.5V$ to $5.5V$ , $I_{OUT} = 1mA$	0.05			%/V	
	Load Regulation Error	$I_{OUT} = 1mA$ to $200mA$	4		<b>9</b>	mV	
$V_{DO}$	Dropout Voltage <sup>(3)</sup>	$I_{OUT} = 200mA$	$V_{OUT} = 3.6V$	55		<b>82</b>	mV
			$V_{OUT} = 2.8V$	110		<b>164</b>	
			$V_{OUT} = 1.8V$	185		<b>260</b>	
$I_{LOAD}$	Load Current	See <sup>(4)</sup>		0	<b>200</b>	mA	
$I_Q$	Quiescent Current	$V_{EN1} = 1.2V$ , $V_{EN2} = 0V$ $I_{OUT} = 0mA$	48		<b>120</b>	$\mu A$	
		$V_{EN1} = 1.2V$ , $V_{EN2} = 1.2V$ $I_{OUT} = 0mA$	85		<b>200</b>		
		$V_{EN1} = 1.2V$ , $V_{EN2} = 1.2V$ $I_{OUT} = 200mA$	210				
		$V_{EN} \leq 0.4V$	0.003		<b>1.0</b>		
$I_{SC}$	Short Circuit Current Limit	$V_{IN} = 3.6V$ <sup>(5)</sup>	600		<b>900</b>	mA	
PSRR	Power Supply Rejection Ratio <sup>(6)</sup>	$f = 1kHz$ , $I_{OUT} = 200mA$	75			dB	
		$f = 10kHz$ , $I_{OUT} = 200mA$	65				
		$f = 100kHz$ , $I_{OUT} = 200mA$	45				
		$f = 1MHz$ , $I_{OUT} = 200mA$	30				
$e_n$	Output noise Voltage <sup>(6)</sup>	BW = 10Hz to 100kHz, $V_{IN} = 4.2V$ , $C_{OUT} = 1.0\mu F$	$I_{OUT} = 0mA$	6		$\mu V_{RMS}$	
			$I_{OUT} = 1mA$	10			
			$I_{OUT} = 200mA$	6			
$T_{SHUTDOWN}$	Thermal Shutdown	Temperature	155			$^\circ C$	
		Hysteresis	15				
<b>Enable Control Characteristics</b>							
$I_{EN}$	Maximum Input Current at $V_{EN}$ Input <sup>(7)</sup>	$V_{EN} = 0V$ , $V_{IN} = 5.5V$	0.003			$\mu A$	
		$V_{EN} = V_{IN} = 5.5V$			<b>4</b>		
$V_{IL}$	Low Input Threshold	$V_{IN} = 1.8V$ to $5.5V$			<b>0.4</b>	V	
$V_{IH}$	High Input Threshold	$V_{IN} = 1.8V$ to $5.5V$		<b>1.2</b>		V	
<b>Timing Transient Characteristics<sup>(6)</sup></b>							
$T_{ON}$	Turn On Time	To 95% Level $V_{OUT(nom)}$	80		<b>200</b>	$\mu s$	
$T_{OFF}$	Turn Off Time	5% of $V_{OUT(NOM)}$ , $I_{OUT} = 0mA$	0.4		<b>1</b>	ms	
	Line Transient Response $ \delta V_{OUT} $	$T_{rise} = T_{fall} = 30\mu s$ $\delta V_{IN} = 600mV$	1			mV (pk - pk)	

(1) All limits are specified. All electrical characteristics having room-temperature limits are tested during production at  $T_J = 25^\circ C$  or correlated using Statistical Quality Control methods. Operation over the temperature specification is ensured by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

(2) The minimum input voltage =  $V_{OUT(NOM)} + 0.5V$  or  $1.8V$ , whichever is greater.

(3) Dropout voltage is voltage difference between input and output at which the output voltage drops to 100mV below its nominal value. This parameter is only specified for output voltages above 1.8V.

(4) The device maintains the regulated output voltage without a load.

(5) Short circuit current is measured with  $V_{OUT}$  pulled to 0V.

(6) This electrical specification is ensured by design.

(7) Enable Pin has an internal 3-M $\Omega$  typical, resistor connected to GND.

## ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise noted,  $V_{EN} = 1.2V$ ,  $V_{IN} = V_{OUT} + 0.5V$ , or  $1.8V$ , whichever is higher, where  $V_{OUT}$  is the higher of  $V_{OUT1}$  and  $V_{OUT2}$ .  $C_{IN} = C_{OUT} = 1\mu F$ ,  $I_{OUT} = 1.0mA$ .

Typical values and limits appearing in normal type apply for  $T_A = 25^\circ C$ . Limits appearing in **boldface** type apply over the full junction temperature range for operation,  $-40$  to  $+125^\circ C$ . <sup>(1)</sup>

Symbol	Parameter	Conditions	Typ	Limit		Units
				Min	Max	
Transient Response	Load Transient Response $ \delta V_{OUT} $	$T_{rise} = T_{fall} = 1\mu s$	$I_{OUT} = 1 mA$ to $200mA$	80		mV
			$I_{OUT} = 200mA$ to $1mA$	70		
	Overshoot on Start-up		0		<b>1</b>	%

## RECOMMENDED CAPACITOR SPECIFICATIONS

Symbol	Parameter	Conditions	Typ	Limit		Units
				Min	Max	
$C_{IN}$	Input Capacitor	Capacitance <sup>(1)</sup>	1.0	<b>0.33</b>	<b>10</b>	$\mu F$
$C_{OUT}$	Output Capacitor		1.0	<b>0.33</b>	<b>4.7</b>	
		ESR		<b>5</b>	<b>500</b>	$m\Omega$

- (1) The capacitor tolerance should be 30% or better over temperature. The full operating conditions for the application should be considered when selecting a suitable capacitor to ensure that the minimum value of capacitance is always met. Recommended capacitor type is X7R or X5R. (See [capacitor](#) section in [Application Hints](#))

**TYPICAL PERFORMANCE CHARACTERISTICS.**

Unless otherwise specified,  $C_{IN} = C_{OUT} = 1.0\mu\text{F}$  Ceramic,  $V_{IN} = V_{OUT(NOM)} + 1.0\text{V}$  or  $1.8\text{V}$  whichever is greater,  $T_A = 25^\circ\text{C}$ ,  $V_{OUT(NOM)} = 2.85\text{V}$ , Enable pin is tied to  $V_{IN}$ .




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.

**TYPICAL PERFORMANCE CHARACTERISTICS. (continued)**

Unless otherwise specified,  $C_{IN} = C_{OUT} = 1.0\mu\text{F}$  Ceramic,  $V_{IN} = V_{OUT(NOM)} + 1.0\text{V}$  or  $1.8\text{V}$  whichever is greater,  $T_A = 25^\circ\text{C}$ ,  $V_{OUT(NOM)} = 2.85\text{V}$ , Enable pin is tied to  $V_{IN}$ .




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13.

**TYPICAL PERFORMANCE CHARACTERISTICS. (continued)**

Unless otherwise specified,  $C_{IN} = C_{OUT} = 1.0\mu F$  Ceramic,  $V_{IN} = V_{OUT(NOM)} + 1.0V$  or  $1.8V$  whichever is greater,  $T_A = 25^\circ C$ ,  $V_{OUT(NOM)} = 2.85V$ , Enable pin is tied to  $V_{IN}$ .




Figure .




Figure 14.




Figure 15.




Figure 16.




Figure 17.



## APPLICATION INFORMATION

### External Capacitors

In common with most regulators, the LP8900 requires external capacitors for regulator stability. The LP8900 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

### Input Capacitor

An input capacitor is required for stability. It is recommended that a 1.0  $\mu\text{F}$  capacitor be connected between the LP8900 input pin and ground (this capacitance value may be increased to 10  $\mu\text{F}$ ).

This capacitor must be located a distance of not more than 1 cm from the input pin and returned to a clean analogue ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

**Important:** Tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be ensured by the manufacturer to have a surge current rating sufficient for the application.

There are no requirements for the ESR (Equivalent Series Resistance) on the input capacitor, but tolerance, temperature, and voltage coefficients must be considered when selecting the capacitor to ensure the capacitance will remain  $\approx 1.0\mu\text{F}$  over the entire operating temperature range.

### Output Capacitor

Correct selection of the output capacitor is critical to ensure stable operation in the intended application.

The output capacitor must meet all the requirements specified in the recommended capacitor table over all conditions in the application. These conditions include DC bias, frequency and temperature. Unstable operation will result if the capacitance drops below the minimum specified value.

The LP8900 is designed specifically to work with very small ceramic output capacitors. A 1.0 $\mu\text{F}$  ceramic capacitor (dielectric type X7R or X5R) with an ESR between 5m $\Omega$  to 500m $\Omega$ , is suitable in the LP8900 application circuit.

Other ceramic types such as Y5V and Z5U are less suitable owing to their inferior temperature characteristics. (See section on [Capacitor Characteristics](#)).

It is also recommended that the output capacitor is placed within 1cm of the output pin and returned to a clean, low impedance, ground connection.

It is possible to use tantalum or film capacitors at the device output,  $V_{\text{OUT}}$ , but these are not as attractive for reasons of size and cost (see the section [Capacitor Characteristics](#)).

### No-Load Stability


The LP8900 will remain stable and in regulation with no external load. This is an important consideration in some circuits, for example CMOS RAM keep-alive applications.

### Capacitor Characteristics

The LP8900 is designed to work with ceramic capacitors on the input and outputs to take advantage of the benefits they offer. For capacitance values around 1.0  $\mu\text{F}$ , ceramic capacitors give the circuit designer the best design options in terms of low cost and minimal area.

For both input and output capacitors, careful interpretation of the capacitor specification is required to ensure correct device operation. The capacitor value can change greatly dependant on the conditions of operation and capacitor type.

In particular, to ensure stability, the output capacitor selection should take account of all the capacitor parameters, to ensure that the specification is met within the application. Capacitance value can vary with DC bias conditions as well as temperature and frequency of operation. Capacitor values will also show some decrease over time due to aging. The capacitor parameters are also dependant on the particular case size with smaller sizes giving poorer performance figures in general.



**Figure 18. Effect of DC bias on Capacitance Value.**

As an example [Figure 18](#) shows a typical graph showing a comparison of capacitor case sizes in a Capacitance vs. DC Bias plot. As shown in the graph, as a result of the DC Bias condition, the capacitance value may drop below the minimum capacitance value given in the [recommended capacitor](#) table. Note that the graph shows the capacitance out of spec for the 0402 case size capacitor at higher bias voltages. It is therefore recommended that the capacitor manufacturers' specifications for the nominal value capacitor are consulted for all conditions as some capacitor sizes (e.g. 0402) may not be suitable in the actual application. Ceramic capacitors have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 4.7  $\mu\text{F}$  ceramic capacitor is in the range of 20 m $\Omega$  to 40 m $\Omega$ , which easily meets the ESR requirement for stability for the LP8900. The temperature performance of ceramic capacitors varies by type. Capacitor type X7R is specified with a tolerance of  $\pm 15\%$  over the temperature range  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . The X5R has a similar tolerance over the reduced temperature range of  $-55^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . Some large value ceramic capacitors (4.7  $\mu\text{F}$ ) are manufactured with Z5U or Y5V temperature characteristics, which can result in the capacitance dropping by more than 50% as the temperature varies from  $25^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . Therefore X7R or X5R types are recommended in applications where the temperature will change significantly above or below  $25^{\circ}\text{C}$ .

Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1  $\mu\text{F}$  to 4.7  $\mu\text{F}$  range. Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from  $25^{\circ}\text{C}$  down to  $-40^{\circ}\text{C}$ , so some guard band must be allowed.

## Enable Control

The LP8900 may be switched ON or OFF by a logic input at the ENABLE pin. A high voltage at this pin will turn the device on. When the enable pin is low, the regulator output is off and the device typically consumes 3 nA. However if the application does not require the shutdown feature, the  $V_{\text{EN}}$  pin can be tied to  $V_{\text{IN}}$  to keep the regulator permanently on. To ensure fast start-up is achieved,  $V_{\text{EN}}$  should be driven separately.

A 3-M $\Omega$  pulldown resistor ties the  $V_{\text{EN}}$  input to ground, this ensures that the device will remain off when the enable pin is left open circuit. To ensure proper operation, the signal source used to drive the  $V_{\text{EN}}$  input must be able to swing above and below the specified turn-on/off voltage thresholds listed in the [ELECTRICAL CHARACTERISTICS](#) section under  $V_{\text{IL}}$  and  $V_{\text{IH}}$ .

## DSBGA Mounting

The DSBGA package requires specific mounting techniques which are detailed in the TI Application Note (AN-1112) [SNVA009](#). Referring to the section *Surface Mount Technology (SMT) Assembly Considerations*, it should be noted that the pad style which must be used with the 6 pin package is NSMD (non-solder mask defined) type.

For best results during assembly, alignment ordinals on the PCB may be used to facilitate placement of the DSBGA device.

### **DSBGA Light Sensitivity**

Exposing the DSBGA device to direct sunlight may cause mis-operation of the device. Light sources such as halogen lamps can affect the electrical performance if brought near to the device.

The wavelengths which have most detrimental effect are reds and infra-reds, which means that fluorescent lighting, used inside most buildings will have little effect on performance.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP8900TLE-3333/NOPB	ACTIVE	DSBGA	YZR	6	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		B	<a href="#">Samples</a>
LP8900TLE-AAAH/NOPB	ACTIVE	DSBGA	YZR	6	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		3	<a href="#">Samples</a>
LP8900TLE-AAEB/NOPB	ACTIVE	DSBGA	YZR	6	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	A	<a href="#">Samples</a>
LP8900TLE-AAEC/NOPB	ACTIVE	DSBGA	YZR	6	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	D	<a href="#">Samples</a>
LP8900TLX-3333/NOPB	ACTIVE	DSBGA	YZR	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		B	<a href="#">Samples</a>
LP8900TLX-AAAH/NOPB	ACTIVE	DSBGA	YZR	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	3	<a href="#">Samples</a>
LP8900TLX-AAEB/NOPB	ACTIVE	DSBGA	YZR	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		A	<a href="#">Samples</a>
LP8900TLX-AAEC/NOPB	ACTIVE	DSBGA	YZR	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		D	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP8900TLE-3333/NOPB	DSBGA	YZR	6	250	178.0	8.4	1.15	1.63	0.7	4.0	8.0	Q1
LP8900TLE-AAAH/NOPB	DSBGA	YZR	6	250	178.0	8.4	1.15	1.63	0.7	4.0	8.0	Q1
LP8900TLE-AAEB/NOPB	DSBGA	YZR	6	250	178.0	8.4	1.15	1.63	0.7	4.0	8.0	Q1
LP8900TLE-AAEC/NOPB	DSBGA	YZR	6	250	178.0	8.4	1.15	1.63	0.7	4.0	8.0	Q1
LP8900TLX-3333/NOPB	DSBGA	YZR	6	3000	178.0	8.4	1.15	1.63	0.7	4.0	8.0	Q1
LP8900TLX-AAAH/NOPB	DSBGA	YZR	6	3000	178.0	8.4	1.15	1.63	0.7	4.0	8.0	Q1
LP8900TLX-AAEB/NOPB	DSBGA	YZR	6	3000	178.0	8.4	1.15	1.63	0.7	4.0	8.0	Q1
LP8900TLX-AAEC/NOPB	DSBGA	YZR	6	3000	178.0	8.4	1.15	1.63	0.7	4.0	8.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP8900TLE-3333/NOPB	DSBGA	YZR	6	250	210.0	185.0	35.0
LP8900TLE-AAAH/NOPB	DSBGA	YZR	6	250	210.0	185.0	35.0
LP8900TLE-AAEB/NOPB	DSBGA	YZR	6	250	210.0	185.0	35.0
LP8900TLE-AAEC/NOPB	DSBGA	YZR	6	250	210.0	185.0	35.0
LP8900TLX-3333/NOPB	DSBGA	YZR	6	3000	210.0	185.0	35.0
LP8900TLX-AAAH/NOPB	DSBGA	YZR	6	3000	210.0	185.0	35.0
LP8900TLX-AAEB/NOPB	DSBGA	YZR	6	3000	210.0	185.0	35.0
LP8900TLX-AAEC/NOPB	DSBGA	YZR	6	3000	210.0	185.0	35.0

YZR0006



D: Max = 1.49 mm, Min = 1.43 mm

E: Max = 1.09 mm, Min = 1.03 mm

4215044/A 12/12

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  
B. This drawing is subject to change without notice.



## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)