



CYPRESS
SEMICONDUCTOR

CYM1421

128K x 8 Static RAM Module

Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
 - Access time of 70 ns
- 32-pin, 0.6-in.-wide DIP package
- JEDEC-compatible pinout
- Low active power
 - 660 mW (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- 2V data retention (L version)

Functional Description


The CYM1421 is a high-performance 1-megabit static RAM module organized as 128K words by 8 bits. The module is constructed using four 32K x 8 static RAMs in leadless chip carriers mounted onto a double sided multilayer ceramic substrate. A decoder is used to interpret the higher-order addresses A_{15} and A_{16} and select one of the four RAMs.

Writing to the memory module is accomplished when the chip select (\overline{CS}) and write enable (\overline{WE}) inputs are both LOW. Data on the eight input/output pins (I/O_0


through I/O_7) is written into the memory location specified on the address pins (A_0 through A_{16}). Reading the device is accomplished by taking chip select (\overline{CS}), and output enable (\overline{OE}) LOW, while write enable (\overline{WE}) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the module is selected, outputs are enabled, and write enable (\overline{WE}) is HIGH.

Logic Block Diagram



Pin Configuration



1421-2

1421-1

Selection Guide

	1421HD-70	1421HD-85
Maximum Access Time (ns)	70	85
Maximum Operating Current (mA)	Commercial	120
Maximum Standby Current (mA)	Commercial	70

Maximum Ratings

(Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-10°C to +70°C
Supply Voltage to Ground Potential	-0.3V to +7.0V
DC Voltage Applied to Outputs in High Z State	-0.3V to +7.0V
DC Input Voltage	-0.3V to +7.0V
Output Current into Outputs (Low)	50 mA

2

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%

Electrical Characteristics Over the Operating Range

Parameters	Description	Test Conditions	CYM1421HD		Units
			Min.	Max.	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -1.0 mA	2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 4.0 mA		0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{CC}	V
V _{IL}	Input LOW Voltage		-0.3	0.8	V
I _{IX}	Input Load Current	GND ≤ V _I ≤ V _{CC}	-10	+10	μA
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled	-10	+10	μA
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max., I _{OUT} = 0 mA CS = V _{IL}		120	mA
I _{SB1}	Automatic CS Power-Down Current [2]	Max. V _{CC} , CS ≥ V _{IH} , Min. Duty Cycle = 100%		70	mA
I _{SB2}	Automatic CS Power-Down Current [2]	Max. V _{CC} , CS ≥ V _{CC} - 0.2V, V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V		20	mA

Capacitance^[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz V _{CC} = 5.0V	35	pF
C _{OUT}	Output Capacitance		40	pF


Notes:

- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

- A pull-up resistor to V_{CC} on the CS input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.



- Tested on a sample basis.

AC Test Loads and Waveforms



1421-3

Equivalent to: THEVENIN EQUIVALENT



1421-4

Switching Characteristics Over the Operating Range ^[4]

Parameters	Description	1421HD-70		1421HD-85		Units
		Min.	Max.	Min.	Max.	
READ CYCLE						
t _{RC}	Read Cycle Time	70		85		ns
t _{AA}	Address to Data Valid		70		85	ns
t _{OHA}	Data Hold from Address Change	5		5		ns
t _{ACS}	\overline{CS} LOW to Data Valid		70		85	ns
t _{DOE}	\overline{OE} LOW to Data Valid		40		50	ns
t _{LZOE}	\overline{OE} LOW to Low Z	5		5		ns
t _{HZOE}	\overline{OE} HIGH to High Z		30		35	ns
t _{LZCS}	\overline{CS} LOW to Low Z ^[6]	5		5		ns
t _{HZCS}	\overline{CS} HIGH to High Z ^[5, 6]		35		35	ns
WRITE CYCLE ^[7]						
t _{WC}	Write Cycle Time	70		85		ns
t _{SCS}	CS LOW to Write End	65		75		ns
t _{AW}	Address Set-Up to Write End	65		75		ns
t _{HA}	Address Hold from Write End	10		15		ns
t _{SA}	Address Set-Up to Write Start	25		25		ns
t _{PWE}	\overline{WE} Pulse Width	30		35		ns
t _{SD}	Data Set-Up to Write End	20		20		ns
t _{HD}	Data Hold from Write End	10		10		ns
t _{LZWE}	\overline{WE} LOW to Low Z ^[6]	5		5		ns
t _{HWWE}	\overline{WE} HIGH to High Z ^[5, 6]	0	45	0	50	ns

Notes:

4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
5. t_{HZCS} and t_{HWWE} are specified with C_L = 5 pF as in part (b) of AC Test Loads. Transition is measured ± 500 mV from steady state voltage.
6. At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device. These parameters are guaranteed and not 100% tested.
7. The internal write time of the memory is defined by the overlap of \overline{CS} LOW and \overline{WE} LOW. Both signals must be LOW to initiate a write and

either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

8. WE is HIGH for read cycle.
9. Device is continuously selected, $\overline{CS} = V_{IL}$ and $\overline{OE} = V_{IL}$.
10. Address valid prior to or coincident with \overline{CS} transition low.
11. Data I/O will be high impedance if $\overline{OE} = V_{IH}$.
14. If \overline{CS} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high-impedance state.

Data Retention Characteristics (L Version Only)


Parameter	Description	Test Conditions	CYM1421		Units
			Min.	Max.	
V_{DR}	V_{CC} for Retention Data	$V_{CC} = 2.0V$, $CS \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	2.0		V
I_{CCDR}	Data Retention Current			250	mA
$t_{CDR}^{[13]}$	Chip Deselect to Data Retention Time		0		ns
$t_R^{[13]}$	Operation Recovery Time		$t_{RC}^{[12]}$		ns

Notes:


12. t_{RC} = Read Cycle Time.

13. Guaranteed, not tested.

2


Data Retention Waveform


1421-5


Switching Waveforms^[10]
Read Cycle No. 1^[8, 9]


1421-6


Switching Waveforms (continued)

 Read Cycle No. 2^[8, 10]


1421-7

 Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled)^[7, 11]


1421-8

 Write Cycle No. 2 ($\overline{\text{CS}}$ Controlled)^[7, 11, 14]


1421-9

Truth Table

CS	WE	OE	Input/Outputs	Mode
H	X	X	High Z	Deselect/Power-Down
L	H	L	Data Out	Read
L	L	X	Data In	Write
L	H	H	High Z	Deselect

2
Ordering Information

Speed	Ordering Code	Package Type	Operating Range
70	CYM1421HD-70C	HD04	Commercial
	CYM1421LHD-70C	HD04	
85	CYM1421HD-85C	HD04	Commercial
	CYM1421LHD-85C	HD04	

Document #: 38-M-00002-A