DE DACKAGET

SMKS286-DECEMBER 1992

DC BACKAGET

- Organization . . . 1 048 576 × 16
- Single 3.3-V Supply (±0.3V Tolerance)
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ OR
	TIME	TIME	TIME	WRITE
	trac	tCAC	<sup>t</sup> AA	CYCLE
	Max	MAX	MAX	MIN
'428160/P-70	70 ns	18 ns	35 ns	130 ns
'428160/P-80	80 ns	20 ns	40 ns	150 ns

- Enhanced Page Mode Operation With CAS-Before-RAS Refresh
- Long Refresh Period . . .
   1024-Cycle Refresh in 16 ms (Max)
   128 ms Max for Low-Power, Self-Refresh Version (TMS428160P)
- 3-State Unlatched Output
- Low Power Dissipation
  - 100 µA CMOS Standby
  - 100 µA Extended Refresh Battery Backup
- Self-Refresh With Low Power
- All Inputs, Outputs, and Clocks are TTL Compatible
- High-Reliability Plastic 42-Lead
   400-Mil-Wide Surface Mount (SOJ)
   Package, and 44/50-Lead Thin Small
   Outline Package (TSOP)
- Operating Free-Air Temperature Range 0°C to 70°C
- Texas Instruments EPIC<sup>™</sup> CMOS Process

#### description

The TMS428160 series are high-speed, low voltage, 16 777 216-bit dynamic random-access memories organized as 1 048 576 words of sixteen bits each.

The TMS428160P series are high-speed, low voltage, low-power, self-refresh, 16 777 216-bit dynamic random-access memories organized as 1 048 576 words of sixteen bits each.

AGET	D	C PACK	AGET
EW)	(	TOP VIE	W)
_			_
42 ] V <sub>SS</sub>	Vcc[	10	50 V <sub>SS</sub>
41 DQ15	DQ0[		19 DQ15
40 DQ14	DQ1	3 4	18 DQ14
39 DQ13	DQ2[		7 DQ13
38 DQ12	DQ3[	5 4	6 DQ12
37 🕽 V <sub>SS</sub>	Vcc[	6	15 ] V <sub>SS</sub>
36 DQ11	DQ4[		14 DQ11
35 DQ10	DQ5[	8 4	13 DQ10
		9 4	12 DQ9
33 🛛 DQ8		10 4	11 DQ8
32 ] NC	ис[	11 4	ю <mark> ]</mark> NC
	ľ		
	NC[	15 3	6 NC
27 A8	NC[	16 3	5 LCAS
26 A7	₩[		4 UCAS
25 j A6	RAS[	18 3	3 <u>0E</u>
	NC	19 3	2 A9
23 <b>[</b> ] A4		20 3	1 A8
22 <b>[</b> ] V <sub>SS</sub>		21 3	0 A7
	A1 🗍	22 2	9 [] A6
	A2[		8 A5
	A3	24 2	7 [] A4
		25 2	6 <b>[</b> ]∨ <sub>SS</sub>
	~~L		
	W)  42   Vss 41   DQ15  40   DQ14  49   DQ13  38   DQ12  37   Vss 36   DQ11  35   DQ10  34   DQ9  33   DQ8  32   NC  1 LCAS  39   OE  38   A9  27   A8  26   A7  25   A6  24   A5  23   A4	W)  42   Vss   Vcc   44   DQ15   DQ0   46   DQ14   DQ1   49   DQ13   DQ2   48   DQ12   DQ3   48   DQ12   DQ3   47   Vss   Vcc   48   DQ11   DQ4   49   DQ10   DQ5   40   DQ9   DQ6   40   DQ9   DQ6   41   DQ9   DQ6   41   DQ9   DQ6   42   NC   NC   41   DCAS   42   NC   NC   43   A8   NC   44   A5   NC   44   A5   NC   45   A6   RAS   46   A7   W   47   A8   NC   48   A6   RAS   49   A7   W   40   A1   A2   41   A2   42   A3	W) (TOP VIE  42   VSS

† Packages are shown for pinout reference only

Р	PIN NOMENCLATURE							
A0-A9 DQ0-DQ15 LCAS UCAS NC OE RAS W VCC VSS	Address Inputs Data In/Data Out Lower Column-Address Strobe Upper Column-Address Strobe No Internal Connection Output Enable Row-Address Strobe Write Enable 3.3-V Supply Ground							

They employ state-of-the-art EPIC™ (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low power at low cost.

These devices feature maximum  $\overline{RAS}$  access times of 70 ns and 80 ns. Maximum power dissipation is as low as 0.36 mW standby and battery backup on 80-ns devices.

EPIC is a trademark of Texas Instruments Incorporated.



SMKS286-DECEMBER 1992

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS428160 and TMS428160P are each offered in a 42-lead plastic surface mount SOJ (RE suffix) package, and a 44/50-lead plastic surface mount TSOP (DC suffix). These packages are characterized for operation from 0°C to 70°C.

### operation

#### dual CAS

Two  $\overline{\text{CAS}}$  pins ( $\overline{\text{LCAS}}$ — $\overline{\text{UCAS}}$ ) are provided to give independent control of the sixteen data I/O pins (DQ0–DQ15), with  $\overline{\text{LCAS}}$  corresponding to DQ0–DQ7 and  $\overline{\text{UCAS}}$  corresponding to DQ8–DQ15. For read or write cycles, the column address is latched on the first  $\overline{\text{xCAS}}$  falling edge. Each  $\overline{\text{xCAS}}$  pin going low enables its corresponding DQ pin with data coming from the column address to be latched on the first falling  $\overline{\text{xCAS}}$  edge. All address setup and hold parameters are referenced to the first falling  $\overline{\text{xCAS}}$  edge. The delay time from  $\overline{\text{xCAS}}$  low to valid data out (see parameter  $\overline{\text{tCAC}}$ ) is measured from each individual  $\overline{\text{CAS}}$  to its corresponding DQx pin.

In order to latch in a new column address, all  $\overline{xCAS}$  pins must be brought high. The column precharge time (see parameter  $t_{CP}$ ) is measured from the last  $\overline{xCAS}$  rising edge to the first falling  $\overline{xCAS}$  edge of the new cycle. Keeping a column address valid while toggling  $\overline{xCAS}$  requires a minimum setup time,  $t_{CLCH}$ . During  $t_{CLCH}$ , at least one  $\overline{xCAS}$  must be brought low before the other  $\overline{xCAS}$  is taken high.

For early write cycles, the data is latched on the first falling  $\overline{xCAS}$  edge. Only the DQs that have the corresponding  $\overline{xCAS}$  low will be written into. Each  $\overline{xCAS}$  will have to meet  $t_{CAS}$  minimum in order to ensure writing into the storage cell. In order to latch a new address and new data, all  $\overline{xCAS}$  pins need to come high and meet  $t_{CAS}$ 

## enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum RAS low time and the xCAS page-mode cycle time used. With minimum XCAS page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{xCAS}$  is high. The falling edge of the first  $\overline{xCAS}$  latches the column addresses. This feature allows the devices to operate at a higher data bandwidth than conventional page-mode parts, because data retrieval begins as soon as column address is valid rather than when  $\overline{xCAS}$  transitions low. This performance improvement is referred to as *enhanced page mode*. Valid column address may be presented immediately after  $t_{RAH}$  (row address hold time) has been satisfied, usually well in advance of the falling edge of  $\overline{xCAS}$ . In this case, data is obtained after  $t_{CAC}$  max (access time from  $\overline{xCAS}$  low) if  $t_{AA}$  max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{xCAS}$  goes high, minimum access time for the next cycle is determined by  $t_{CPA}$  (access time from rising edge of the last  $\overline{xCAS}$ ).

#### address (A0-A9)

Twenty address bits are required to decode 1 of 1 048 576 storage cell locations. Ten row-address bits are set up on pins A0 through A9 and latched onto the chip by RAS. Then, ten column–address bits are set up on pins A0 through A9 and latched onto the chip by the first xCAS. All addresses must be stable on or before the falling edge of RAS and xCAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. xCAS is used as a chip select, activating its corresponding output buffer and latching the address bits into the column-address buffers.



SMKS286-DECEMBER 1992

### write enable (W)

The read or write mode is selected through the  $\overline{W}$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from the standard TTL circuits without a pullup resistor. The data inputs are disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{xCAS}$  (early write), data out will remain in the high-impedance state for the entire cycle permitting a write operation with  $\overline{OE}$  grounded.

## data in (DQ0-DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{xCAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{W}$  is brought low prior to  $\overline{xCAS}$  and the data is strobed in by the first occurring  $\overline{xCAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{xCAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{OE}$  must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

### data out (DQ0-DQ15)

The three-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{xCAS}$  and  $\overline{OE}$  are brought low. In a read cycle, the output becomes valid after the access time interval  $t_{CAC}$  (which begins with the negative transition of  $\overline{xCAS}$ ) as long as  $t_{RAC}$  and  $t_{AA}$  are satisfied.

#### output enable (OE)

 $\overline{OE}$  controls the impedance of the output buffers. When  $\overline{OE}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{OE}$  low during a normal cycle will activate the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{xCAS}$  to be brought low for the output buffers to go into low-impedance state, they will remain in the low-impedance state until either  $\overline{OE}$  or  $\overline{xCAS}$  is brought high.

#### RAS-only refresh

A refresh operation must be performed at least once every sixteen milliseconds (128 ms for TMS428160P) to retain data. This can be achieved by strobing each of the 1024 rows (A0–A9). A normal read or write cycle will refresh all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding all  $\overline{xCAS}$  at the high (inactive) level, thus conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh.

#### hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{xCAS}$  at  $V_{IL}$  after a read operation and cycling  $\overline{RAS}$  after a specified precharge period, similar to a  $\overline{RAS}$ -only refresh cycle.

### xCAS-before-RAS refresh

 $\overline{\text{xCAS}}$ -before- $\overline{\text{RAS}}$  refresh is utilized by bringing at least one  $\overline{\text{xCAS}}$  low earlier than  $\overline{\text{RAS}}$  (see parameter  $t_{\text{CSR}}$ ) and holding it low after  $\overline{\text{RAS}}$  falls (see parameter  $t_{\text{CHR}}$ ). For successive  $\overline{\text{xCAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles,  $\overline{\text{xCAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally. The external address is also ignored during the hidden refresh option.

A low-power battery-backup refresh mode that requires less than 100  $\mu$ A refresh current is available on the TMS428160P. Data integrity is maintained using xCAS-before-RAS refresh with a period of 125  $\mu$ s while holding RAS low for less than 1  $\mu$ s. To minimize current consumption, all input levels need to be at CMOS levels (V<sub>IL</sub> < 0.2 V, V<sub>IH</sub> > V<sub>CC</sub> - 0.2 V).



SMKS286-DECEMBER 1992


## self refresh (TMS428160P)

The self-refresh mode is entered by dropping  $\overline{xCAS}$  low prior to  $\overline{RAS}$  going low. Then  $\overline{xCAS}$  and  $\overline{RAS}$  are both held low for a minimum of 100  $\mu s$ . The chip is then refreshed internally by an on-board oscillator. No external address is required since the CBR counter is used to keep track of the address. To exit the self-refresh mode both  $\overline{RAS}$  and  $\overline{xCAS}$  are brought high to satisfy  $t_{CHS}$ . Upon exiting self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. The burst refresh ensures the DRAM is fully refreshed.

#### power up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight  $\overline{RAS}$  cycles is required after power-up to the full  $V_{CC}$  level.






<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown correspond to the RE package.



SMKS286-DECEMBER 1992

#### functional block diagram



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range on any pin (see Note 1)	 -0.5  V to 4.6 $ V$
Supply voltage range on V <sub>CC</sub>	 - 0.5 V to 4.6 V
Short circuit output current	
Power dissipation	 1 W
Operating free-air temperature range	 0°C to 70°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to Vss.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	3.0	3.3	3.6	٧
Vss	Supply voltage		0		V
VIH	High-level input voltage	2.0	V	CC+0.3	V
V <sub>IL</sub>	Low-level input voltage (see Note 2)	- 0.3		0.8	>
TA	Operating free-air temperature	0		70	ô

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.



SMKS286-DECEMBER 1992

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		'428160-70 '428160P-70		'428160-80 '428160P-80		UNIT
				MIN	MAX	MIN	MAX	}
VOH	High-level output voltage	IOH = -2 mA		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA			0.4		0.4	V
VOH	Option	lOH = - 100 μA			).2	Vcc - C	).2	$\overline{}$
VOL	Option	l <sub>OL</sub> = 100 μA			0.2		0.2	v
lį	Input current (leakage)	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 0 to 3.9 V, All other pins = 0 V to V <sub>CC</sub>			± 10		± 10	μА
Ю	Output current (leakage)	V <sub>CC</sub> = 3.6 V, V <sub>O</sub> = 0 to V <sub>CC</sub> , xCAS high			± 10		± 10	μА
ICC1 <sup>†‡</sup>	Read or write cycle current	V <sub>CC</sub> = 3.6 V, Minimum cycle			TBD		TBD	mA
lass	Charathuran	V <sub>IH</sub> = 2 V (LVTTL), After 1 memory cycle, RAS and xCAS high			1		1	mA
CC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (LVCMOS) , After 1 memory cycle,	'428160		300	0 '428160P-80  AX MIN MAX  2.4  0.4 0.4  VCC - 0.2  0.2 0.2  10 ±10  10 ±10  11 1  00 300  00 100  BD TBD  TBD  TBD  TBD  TBD  TBD  TBD	μА	
		RAS and xCAS high	'428160P		100		μA	
lcc3‡	Average refresh current (RAS-only or CBR)	VCC = 3.6 V, Minimum cycle, RAS cycling, xCAS high (RAS on RAS low after xCAS low (CBR)	ly)		TBD		TBD	mA
ICC4 <sup>†§</sup>	Average page current	VCC = 3.6 V, tpC = minimum, RAS low, xCAS cycling		_	TBD		TBD	mA
CC6 <sup>¶</sup>	Self refresh	xCAS < 0.2 V, RAS < 0.2 V, Measured after tRASS minimum			100		100	μА
lcc7 <sup>†</sup>	Standby current, outputs enabled	RAS = V <sub>IH,</sub> xCAS = V <sub>IL,</sub> Data out = enabled			5		5	mA
CC10	Battery back-up operating current (equivalent refresh time is 128 ms). CBR only.	t <sub>RC</sub> = 125 µs, t <sub>RAS</sub> ≤ 1 µs, V <sub>CC</sub> − 0.2 V ≤ V <sub>IH</sub> ≤ 3.9 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, <del>W</del> and <del>OE</del> = V <sub>I</sub> Address and Data stable	H,		100		100	μΑ

<sup>†</sup> Measured with outputs open.

<sup>‡</sup> Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ .

Measured with a maximum of one address change while xCAS = VIH.

For TMS428160P only.

SMKS286-DECEMBER 1992

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

	PARAMETER	MIN	TYP	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs			. 5	pF
C <sub>i(OE)</sub>	Input capacitance, output enable			7	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs			7	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input			7	pF
СО	Output capacitance			7	pF

NOTE 3:  $V_{CC}$  equal to 3.3 V  $\pm$  0.3 V and the bias on pins under test is 0 V.



SMKS286-DECEMBER 1992

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	'428160 '428160		'428160 '428160		UNIT
		MIN	MAX	MiN	MAX	
<sup>t</sup> CAC	Access time from xCAS low		18		20	ns
†AA	Access time from column address		35		40	ns
<sup>t</sup> RAC	Access time from RAS low		70		80	ns
<sup>t</sup> OEA	Access time from OE low		18		20	ns
<sup>t</sup> CPA	Access time from column precharge		40		45	ns
tCLZ	Delay time, xCAS low to output in low Z	0		0		ns
tон	Output data hold time (from xCAS)	3		3		ns
tоно	Output data hold time (from $\overline{OE}$ )	3		3		ns
tOFF	Output disable time after xCAS high (see Note 4)	0	18	0	20	ns
tOEZ	Output disable time after OE high (see Note 4)	0	18	0	20	ns

NOTE 4: toff and tofz are specified when the output is no longer driven.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

		'42816 '42816	50-70 50P-70	'42816 '42816	60-80 60P-80	UNIT
		MIN	MAX	MIN	MAX	
<sup>t</sup> RC	Read cycle time (see Note 6)	130		150		ns
twc	Write cycle time	130		150		ns
<sup>t</sup> RWC	Read-write/read-modify-write cycle time	181		205		ns
<sup>t</sup> PC	Page-mode read or write cycle time (see Note 7)	45		50		ns
<sup>t</sup> PRWC	Page-mode read-modify-write cycle time	96		105		ns
t <sub>RASP</sub>	Page-mode pulse duration, RAS low (see Note 8)	70	100 000	80	100 000	ns
<sup>t</sup> RAS	Non-page-mode pulse duration, RAS low (see Note 8)	70	10 000	80	10 000	ns
tCAS	Pulse duration, xCAS low (see Note 9)	18	10 000	20	10 000	ns
<sup>t</sup> CP	Pulse duration, xCAS high (precharge)	10		10		ns
tRP	Pulse duration, RAS high (precharge)	50		60		ns
tWP	Write pulse duration	15		15		ns
tASC	Column-address setup time before XCAS low	0		0		ns
t <sub>ASR</sub>	Row-address setup time before RAS low	0		0		ns
t <sub>DS</sub>	Data setup time before W low (see Note 10)	0		0		ns
tRCS	Read setup time before xCAS low	0		0		ns
tCWL	W-low setup time before xCAS high	18		20		ns

- NOTES: 5. Timing measurements are referenced to VIL max and VIH min.
  - 6. All cycle times assume t<sub>T</sub> = 5 ns.
  - 7. tpC > tCP min + tCAS min + 2tT.
  - 8. In a read-modify-write cycle, thwo and the modify-write cycle, the may require additional RAS low time (tRAS).
  - $9. \quad \text{In a read-modify-write cycle, $t_{CWD}$ and $t_{CWL}$ must be observed. Depending on the user's transition times, this may require additional transition times and the contraction of the contract$ xCAS low time (tCAS).
  - 10. Reference to the first xCAS or W, whichever occurs last.



SMKS286-DECEMBER 1992

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) (see Note 5)

		'428160-70 '428160P-70		'428160 '428160		UNIT
		MIN	MAX	MIN	MAX	
tRWL	W-low setup time before RAS high	18		20		ns
twcs	W-low setup time before xCAS low (see Note 12)	0		0		ns
<sup>t</sup> CAH	Column-address hold time after XCAS low	15		15		ns
t <sub>DH</sub>	Data hold time after xCAS low (see Note 10)	15		15		ns
<sup>t</sup> RAH	Row-address hold time after RAS low	10		10		ns
<sup>t</sup> RCH	Read hold time after xCAS high (see Note 13)	0		0		ns
<sup>t</sup> RRH	Read hold time after RAS high (see Note 13)	5		5		ns
tWCH	Write hold time after xCAS low (see Note 12)	15		15		ns
tCLCH	Hold time, xCAS low to xCAS high	5		5		ns
tAWD	Delay time, column address to W low (see Note 14)	63		70		ns
<sup>t</sup> CHR	Delay time, RAS low to xCAS high (see Note 11)	20		20		ns
<sup>t</sup> CRP	Delay time, xCAS high to RAS low	5	-	5		ns
<sup>‡</sup> CSH	Delay time, RAS low to xCAS high	70		80		ns
t <sub>CSR</sub>	Delay time, xCAS low to RAS low (see Note 11)	10		10		ns
tCWD	Delay time, $\overline{\text{xCAS}}$ low to $\overline{\text{W}}$ low (see Note 14)	46		50		ns
<sup>t</sup> OEH	OE command hold time	18		20		ns
<sup>t</sup> OED	Delay time, OE high before data at DQ	18		20		ns
<sup>t</sup> ROH	Delay time, OE low to RAS high	10		10		ns
<sup>t</sup> RAD	Delay time, RAS low to column address (see Note 15)	15	35	15	40	ns
†RAL	Delay time, column address to RAS high	35		40		ns
<sup>‡</sup> CAL	Delay time, column address to xCAS high	35		40		ns
tRCD	Delay time, RAS low to xCAS low (see Note 15)	20	52	20	60	ns
tRPC	Delay time, RAS high to xCAS low	0		0		ns
<sup>t</sup> RSH	Delay time, xCAS low to RAS high	18		20		ns
<sup>t</sup> RWD	Delay time, RAS low to W low (see Note 14)	98		110		ns
<sup>t</sup> CPW	Delay time, W from xCAS precharge	68		75		ns
<sup>t</sup> CPRH	RAS hold time from xCAS precharge	40		45		ns
<sup>t</sup> CPR	xCAS precharge before self refresh	0		0		ns
tRPS	RAS precharge after self refresh	130		150		ns

NOTES: 5. Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

10. Reference to the first xCAS or W, whichever occurs last.

11. xCAS-before-RAS refresh only.

12. Early write operation only.

13. Either tRRH or tRCH must be satisfied for a read cycle.

14. Read-modify-write operation only.

15. Maximum value specified only to assure access time.



SMKS286-DECEMBER 1992

timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded) (see Note 5)

			'428160P-70 '4		'428160-80 '428160P-80	
		MIN	MAX	MIN	MAX	
†RASS	Self refresh entry from RAS low	100		100		μS
t <sub>CH</sub> s	xCAS low hold time after RAS high (self refresh)	- 50		- 50		ns
<sup>t</sup> REF	Refresh time interval (TMS428160 only)		16		16	ms
tREF	Refresh time interval, low power (TMS428160P only)		128		128	ms
tŢ	Transition time	3	30	3	30	ns

NOTE 5: Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

## PARAMETER MEASUREMENT INFORMATION






Figure 1. Load Circuits for Timing Parameters



NOTES: A. In order to hold the address latched by the first  $\overline{\text{xCAS}}$  going low, the parameter  $t_{\text{CLCH}}$  must be met.

- B. tCAC is measured from xCAS to its corresponding DQx.
- C. xCAS order is arbitrary.
- D. Output may go from high-impedance to an invalid data state prior to the specified access time.

Figure 2. Read Cycle Timing




NOTES: A. In order to hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

B. xCAS order is arbitrary.

C. Reference to the first xCAS or W, whichever occurs last.

Figure 3. Write Cycle Timing




NOTES: A. In order to hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

B. xCAS order is arbitrary.

Figure 4. Early Write Cycle Timing

SMKS286-DECEMBER 1992

### PARAMETER MEASUREMENT INFORMATION




NOTES: A. In order to hold the address latched by the first xCAS going low, the parameter t<sub>CLCH</sub> must be met.

- B. xCAS order is arbitrary.
- C. tCAC in measured from xCAS to its corresponding DQx.
- D. Output might go from a high-impedance state to an invalid data state prior to the specified access time.

Figure 5. Read-Modify-Write Cycle Timing






- NOTES: A. In order to hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.
  - B. tCAC is measured from xCAS to its corresponding DQx.
  - C. xCAS order is arbitrary.
  - D. Output may go from high-impedance to an invalid data state prior to the specified access time.
  - E. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
  - F. Access time is topa or taa dependent.

Figure 6. Enhanced Page-Mode Read Cycle Timing



PRODUCT PREVIEW

SMKS286-DECEMBER 1992




NOTES: A. In order to hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

- B. xCAS order is arbitrary.
- C. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.
- D. Referenced to the first xCAS or W. whichever occurs last.

Figure 7. Enhanced Page-Mode Write Cycle Timing





NOTES: A. In order to hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

- B. tCAC is measured from xCAS to its corresponding DQx.
- C. xCAS order is arbitrary.
- D. Output may go from high-impedance to an invalid data state prior to the specified access time.
- E. A read or write cycle can be intermixed with read-modify-write cycles as long as the read and write cycle timing specifications are not violated.
- F. Access time is topA or tAA dependent.

Figure 8. Enhanced Page-Mode Read-Modify-Write Cycle Timing




Figure 9. RAS-Only Refresh Timing





Figure 10. Hidden Refresh Cycle Timing





NOTES: A. Any xCAS may be used.

Figure 11. Automatic (CAS-Before-RAS) Refresh Cycle Timing






Figure 12. Self Refresh Timing

## device symbolization

