

256K x 4 Bit (with \overline{OE}) High-Speed CMOS Static RAM


FEATURES

- Fast Access Time 20,25,35ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 40mA(Max.)
 - (CMOS) : 2mA(Max.)
 - 0.5mA(Max.) - L-Ver. only
- Operating KM641001/L - 20 : 150mA(Max.)
- KM641001/L - 25 : 130mA(Max.)
- KM641001/L - 35 : 110mA(Max.)
- Single 5.0V \pm 10% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- 2V Minimum Data Retention ; 2V(Min.) - L-ver. only
- Standard Pin Configuration
 - KM641001/LP : 28-DIP-400
 - KM641001/LJ : 28-SOJ-400B


GENERAL DESCRIPTION

The KM641001/L is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits. The KM641001/L uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM641001/L is packaged in a 400 mil 28-pin plastic DIP or SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function
A0 - A17	Address Inputs
\overline{WE}	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
I/O1 ~ I/O4	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{STG}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} + 0.5**	V
Input Low Voltage	V _{IL}	-0.5*	-	0.8	V

* V_{IL}(Min) = -2.0V a.c(Pulse Width ≤10ns) for I_L≤20mA

** V_{IH}(Max) = V_{CC} + 2.0V a.c (Pulse Width ≤10ns) for I_L≤20mA

DC AND OPERATING CHARACTERISTICS(T_A=0 to 70°C, V_{CC}=5.0V±10%, unless otherwise specified) *

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	I _{LI}	V _{IN} = V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	\overline{CS} = V _{IH} or \overline{OE} = V _{IH} or \overline{WE} = V _{IL} V _{OUT} = V _{SS} to V _{CC}	-2	2	μA	
Operating Current	I _{CC}	Min. Cycle, 100% Duty \overline{CS} = V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} = 0mA	20ns	-	150	§
			25ns	-	130	
			35ns	-	110	
Standby Current	I _{SB}	Min. Cycle, \overline{CS} = V _{IH}	-	40	§	
	I _{SB1}	f = 0MHz, \overline{CS} ≥ V _{CC} - 0.2V, V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V	-	2	§	
Output Low Voltage Level	V _{OL}	I _{OL} = 8mA	-	0.4	V	
Output High Voltage Level	V _{OH}	I _{OH} = -4mA	2.4	-	V	

CAPACITANCE*(T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	C _{I/O}	V _{I/O} = 0V	-	7	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	-	7	pF


* NOTE : Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS($T_A=0$ to 70°C , $V_{CC}=5.0\text{V}\pm 10\%$, unless otherwise noted.)


TEST CONDITIONS

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

Output Loads(A)



Output Loads(B)
for tHZ, tLZ, tWHZ, tOW, tOLZ & tOHZ



* Including Scope and Jig Capacitance

READ CYCLE


Parameter	Symbol	KM641001/L-20		KM641001/L-25		KM641001/L-35		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	20	-	25	-	35	-	ns
Address Access Time	tAA	-	20	-	25	-	35	ns
Chip Select to Output	tCO	-	20	-	25	-	35	ns
Output Enable to Valid Output	tOE	-	10	-	13	-	15	ns
Chip Enable to Low-Z Output	tLZ	0	-	0	-	0	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	12	0	15	0	15	ns
Output Disable to High-Z Output	tOHZ	0	8	0	10	0	15	ns
Output Hold from Address Change	tOH	3	-	5	-	5	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power Down Time	tPD	-	20	-	25	-	35	ns

WRITE CYCLE


Parameter	Symbol	KM641001/L-20		KM641001/L-25		KM641001/L-35		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	tWC	20	-	25	-	35	-	§
Chip Select to End of Write	tCW	17	-	20	-	30	-	§
Address Set-up Time	tAS	0	-	0	-	0	-	§
Address Valid to End of Write	tAW	17	-	20	-	30	-	§
Write Pulse Width(\overline{OE} High)	tWP	15	-	20	-	25	-	§
Write Pulse Width(\overline{OE} Low)	tWP1	20	-	25	-	35	-	§
Write Recovery Time	tWR	2	-	3	-	3	-	§
Write to Output High-Z	tWHZ	0	8	0	10	0	12	§
Data to Write Time Overlap	tDW	12	-	15	-	20	-	§
Data Hold from Write Time	tDH	0	-	0	-	0	-	§
End Write to Output Low-Z	tOW	3	-	4	-	5	-	§

TIMING DIAGRAMS

TIMING WAVE FORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$)




TIMING WAVE FORM OF READ CYCLE(2) $\overline{WE}=V_{IH}$




NOTES(READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} Levels.
4. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ (Min.) both for a given device and from device to device.
5. Transition is measured $\pm 200mV$ from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS}=V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVE FORM OF WRITE CYCLE(1) $\overline{OE}=\text{Clock}$



TIMING WAVE FORM OF WRITE CYCLE(2) \overline{OE} =Low Fixed



TIMING WAVE FORM OF WRITE CYCLE(3) \overline{CS} =Controlled



NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and \overline{WE} . A write begins at the latest transition \overline{CS} going low and \overline{WE} going low ; A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. tWP is measured from the beginning of write to the end of write.
3. tcw is measured from the later of \overline{CS} going low to end of write.
4. tAS is measured from the address valid to the beginning of write.
5. tWR is measured from the end of write to the address change. t WR applied in case a write ends as \overline{CS} or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going or after \overline{WE} going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X	X*	Not Select	High-Z	ISB, ISB1
L	H	H	Output Disable	High-Z	ICC
L	H	L	Read	DOUT	ICC
L	L	X	Write	DIN	ICC


* NOTE : X means Don't Care.

DATA RETENTION CHARACTERISTICS*(TA = 0 to 70°C)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
VCC for Data Retention	VDR	$\overline{CS} \geq V_{CC} - 0.2V$	2.0	-	5.5	V
Data Retention Current	IDR	$V_{CC} = 3.0V, \overline{CS} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	-	-	0.1	mA
Data Retention Set-Up Time	tSDR	See Data Retention Wave form(below)	0	-	-	ns
Recovery Time	tRDR		5	-	-	ms

* NOTE : L-Ver only.


DATA RETENTION WAVE FORM(\overline{CS} Controlled)



PACKAGE DIMENSIONS

Units : Inches (millimeters)

28-DIP-400



28-SOJ-400B

