Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

description

These devices contain four independent 2-input OR gates. They perform the Boolean functions Y = A + B or $Y = \overline{A} \bullet \overline{B}$ in positive logic.


The SN54F32 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F32 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Y
Н	Χ	Н
Х	Н	Н
L	L	L


SN54F32...J PACKAGE SN74F32...D OR N PACKAGE (TOP VIEW) V_{CC} 1A 1B 4B 13 1Y 12 4A 2A ∏ 4Y 11 2B 5 10 3B 2Y 3A 9 **GND** 3Y 8

SN54F32 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

logic diagram, each gate (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SDFS044B - MARCH 1987 - REVISED MAY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	-1.2 V to 7 V
Input current range	-30 mA to 5 mA
Voltage range applied to any output in the high state	. -0.5 V to V _{CC}
Current into any output in the low state	
Package thermal impedance, θ _{JA} (see Note 2): D package	127°C/W
N package	78°C/W
Storage temperature range, T _{stg}	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions (see Note 3)

		5	N54F32		5	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
٧ _{IH}	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
lik	Input clamp current			-18			-18	mA
IOH	High-level output current			-1			-1	mA
loL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS			SN54F32		SN74F32			UNIT
PARAMETER	IES	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII	
V _{IK}	$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
Vou	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$	2.5	3.4		2.5	3.4		V
VOH	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA}$				2.7			V
V _{OL}	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 20 \text{ mA}$		0.3	0.5		0.3	0.5	V
lį	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1			0.1	mA
lН	$V_{CC} = 5.5 V,$	V _I = 2.7 V			20			20	μΑ
Iμ	V _{CC} = 5.5 V,	V _I = 0.5 V			-0.6			-0.6	mA
IOS§	V _{CC} = 5.5 V,	VO = 0	-60		-150	-60		-150	mA
^I CCH [¶]	V _{CC} = 5.5 V			6.1	9.2		6.1	9.2	mA
ICCL	V _{CC} = 5.5 V,	V _I = 0		10.3	15.5		10.3	15.5	mA

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

[§] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

[¶]ICCH is measured with one input per gate at 4.5 V and all others grounded.


SN54F32, SN74F32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SDFS044B - MARCH 1987 - REVISED MAY 1999

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54F32		SN74F32		UNIT
	(IIVI O1)	(0011 01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	A or B	V	2.2	3.8	5.6	2.2	7.5	2.2	6.6	20
tpHL	AUIB	Ť	2.2	3.6	5.3	1.7	7.5	2.2	6.3	ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \,\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns, duty cycle = 50%.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

REAL WORLD SIGNAL PROCESSING

Home | Company Info | Employment | TI Global | Contact Us | Site Map

PRODUCTS ► APPLICATIONS ► SUPPORT ► TI&ME ►

• Advanced Search

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG

APPLICATION NOTES | RELATED DOCUMENTS | MODELS

PRODUCT SUPPORT: TRAINING

SN74F32, Quad 2-input positive-OR gates

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54F32	SN74F32
Voltage Nodes (V)	5	5
Output Level	TTL	TTL
Static Current		12.35

FEATURES ▲Back to Top

• Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

DESCRIPTION ▲Back to Top

These devices contain four independent 2-input OR gates. They perform the Boolean functions Y = A + B or $Y = A \cdot B$ in positive logic.

The SN54F32 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F32 is characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS ▲Back to Top

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

▲Back to Top **DATASHEET**

Full datasheet in Acrobat PDF: sn74f32.pdf (67 KB,Rev.B) (Updated: 05/25/1999)

APPLICATION NOTES ■Back to Top

View Application Notes for Digital Logic

- Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) (SCBA012A Updated: 08/01/1997)
- Designing With Logic (Rev. C) (SDYA009C Updated: 06/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)

RELATED DOCUMENTS Back to Top

View Related Documentation for Digital Logic

- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- Logic Selection Guide Second Half 2002 (Rev. R) (SDYU001R, 4274 KB Updated: 07/19/2002)
- Military Semiconductors Selection Guide 2002 (Rev. B) (SGYC003B, 1648 KB Updated: 04/22/2002)

PRICING/A	PRICING/AVAILABILITY/PKG Back to Top TI INVENTORY STATUS REPORTED DISTRIBUTOR INVENTORY													
DEVICE INFO	RMATION							OO PM GMT, 26 S		AS OF 3:00 PM GMT, 26 Sep 2002				
ORDERABLE DEVICE	<u>STATUS</u>	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY \$US	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	<u>IN STOCK</u>	PURCHASE		
SN74F32D	ACTIVE	SOP 14	0 TO 70	View Contents	1KU 0.18	50	<u>N/A*</u>	3069 03 Oct	4 WKS	Avnet AMERICA	>1k	BUY NOW		
								>10k 14 Oct						
SN74F32DR	ACTIVE	SOP 14	0 TO 70	View Contents	1KU 0.18	2500	10k	>10k 11 Oct	3 WKS	Avnet AMERICA	>1k	BUY NOW		
								10k 14 Oct						
								2500 16 Oct						
SN74F32N	ACTIVE	PDIP 14	0 TO 70	View Contents	1KU 0.18	25	1000	2018 23 Sep	4 WKS	Avnet AMERICA	>1k	BUY NOW		
								969 25 Sep						
								200 26 Sep						
								6345 02 Oct						
								>10k 09 Oct						
SN74F32N3	OBSOLETE	PDIP 14	0 TO 70	View Contents	1KU		<u>N/A*</u>		Not Available					
SN74F32NSR	ACTIVE	SOP (NS) 14		View Contents	1KU 0.24	2000	<u>N/A*</u>	>10k 11 Oct	4 WKS					

MODELS ▲Back to Top

IBIS Model of SN74F32 (SDFM004, 49 KB - Updated: 08/18/2000)
 IBIS Model of SN74F32 (SDFM004, 8 KB, ZIP - Updated: 08/18/2000)

Table Data Updated on: 9/26/2002