



## Frequency Generator with 200MHz Differential CPU Clocks

### Recommended Application

CK-408 clock with driven mode only for Almador - M chipset with P4 processor. Programmable for group to group skew.

### Output Features:

- 3 Differential CPU Clock Pairs @ 3.3V
- 7 PCI (3.3V) @ 33.3MHz including 2 early PCI clocks
- 3 PCI\_F (3.3V) @ 33.3MHz
- 1 USB (3.3V) @ 48MHz, 1 DOT (3.3V) @ 48MHz
- 1 REF (3.3V) @ 14.318MHz
- 5 3V66 (3.3V) @ 66.6MHz
- 1 VCH/3V66 (3.3V) @ 48MHz or 66.6MHz
- 3 66MHz\_OUT/3V66 (3.3V) @ 66.6MHz\_IN or 66.6MHz

### Features:

- Provides standard frequencies and additional 5% and 10% over-clocked frequencies
- Supports spread spectrum modulation: No spread, Center Spread ( $\pm 0.35\%$ ,  $\pm 0.5\%$ , or  $\pm 0.75\%$ ), or Down Spread ( $-0.5\%$ ,  $-1.0\%$ , or  $-1.5\%$ )
- Offers adjustable PCI early clock via I<sup>2</sup>C interface
- Selectable 1X or 2X strength for REF via I<sup>2</sup>C interface
- Efficient power management scheme through PD#, CLK\_STOP# and PCI\_STOP#.
- Uses external 14.318MHz crystal
- Stop clocks and functional control available through I<sup>2</sup>C interface.

### Key Specifications:

- CPU Output Jitter <150ps
- 3V66 Output Jitter <250ps
- 66MHz Output Jitter (Buffered Mode Only) <100ps
- CPU Output Skew <100ps

### Functionality

Bit			CPUCLK	3V66	66MHz_OUT (2:0)	66MHz_IN	PCICLK_F
FS2	FS1	FS0	MHz	MHz	3V66 (4:2)	3V66_5	PCICLK
0	0	0	66.66	66.66	66.66	66.66	33.33
0	0	1	100.00	66.66	66.66	66.66	33.33
0	1	0	200.00	66.66	66.66	66.66	33.33
0	1	1	133.33	66.66	66.66	66.66	33.33
1	0	0	66.66	66.66	66MHz_IN	Input	66MHz_IN/2
1	0	1	100.00	66.66	66MHz_IN	Input	66MHz_IN/2
1	1	0	200.00	66.66	66MHz_IN	Input	66MHz_IN/2
1	1	1	133.33	66.66	66MHz_IN	Input	66MHz_IN/2

### Pin Configuration

VDDREF	1	56	REF
X1	2	55	FS1
X2	3	54	FS0
GND	4	53	CPU_STOP#*
PCICLK_F0	5	52	CPUCLKT0
PCICLK_F1	6	51	CPUCLKC0
PCICLK_F2	7	50	VDDCPU
VDDPCI	8	49	CPUCLKT1
GND	9	48	CPUCLKC1
PCICLK0	10	47	GND
**E_PCICLK1/PCICLK1	11	46	VDDCPU
PCICLK2	12	45	CPUCLKT2
**E_PCICLK3/PCICLK3	13	44	CPUCLKC2
VDDPCI	14	43	MULTSEL*
GND	15	42	IREF
PCICLK4	16	41	GND
PCICLK5	17	40	FS2
PCICLK6	18	39	48MHz USB/FS3**
VDD3V66	19	38	48MHz_DOT
GND	20	37	VDD48
66MHZ_OUT0/3V66_2	21	36	GND
66MHZ_OUT1/3V66_3	22	35	3V66 1/VCH CLK/FS4**
66MHZ_OUT2/3V66_4	23	34	PCI_STOP#*
66MHZ_IN/3V66_5	24	33	3V66 0/FS5**
*PD#	25	32	VDD3V66
VDDA	26	31	GND
GND	27	30	SCLK
Vt_PWRGD#	28	29	SDATA

**56-Pin 300mil SSOP  
6.10 mm. Body, 0.50 mm. pitch TSSOP**

\*These inputs have 120K internal pull-up resistors to VDD.

\*\*Internal pull-down resistors to ground.


\*These inputs have 120K internal pull-up resistors to VDD.

\*\*Internal pull-down resistors to ground.

Note: Almador board level designs MUST use pin 22, 66MHZ\_OUT1, as the feedback connection from the clock buffer path to the Almador (GMCH) chipset.



Block Diagram





## Pin Configuration

PIN #	PIN NAME	PIN TYPE	DESCRIPTION
1	VDDREF	PWR	Ref, XTAL power supply, nominal 3.3V
2	X1	IN	Crystal input, Nominally 14.318MHz.
3	X2	OUT	Crystal output, Nominally 14.318MHz
4	GND	PWR	Ground pin.
5	PCICLK_F0	OUT	Free running PCI clock not affected by PCI_STOP# .
6	PCICLK_F1	OUT	Free running PCI clock not affected by PCI_STOP# .
7	PCICLK_F2	OUT	Free running PCI clock not affected by PCI_STOP# .
8	VDDPCI	PWR	Power supply for PCI clocks, nominal 3.3V
9	GND	PWR	Ground pin.
10	PCICLK0	OUT	PCI clock output.
11	**E_PCICLK1/PCICLK1	I/O	Early/Normal PCI clock output latched at power up.
12	PCICLK2	OUT	PCI clock output.
13	**E_PCICLK3/PCICLK3	I/O	Early/Normal PCI clock output latched at power up.
14	VDDPCI	PWR	Power supply for PCI clocks, nominal 3.3V
15	GND	PWR	Ground pin.
16	PCICLK4	OUT	PCI clock output.
17	PCICLK5	OUT	PCI clock output.
18	PCICLK6	OUT	PCI clock output.
19	VDD3V66	PWR	Power pin for the 3V66 clocks.
20	GND	PWR	Ground pin.
21	66MHZ_OUT0/3V66_2	OUT	3.3V 66.66MHz clock output selected via buffered or internal VCO.
22	66MHZ_OUT1/3V66_3	OUT	3.3V 66.66MHz clock output selected via buffered or internal VCO.
23	66MHZ_OUT2/3V66_4	OUT	3.3V 66.66MHz clock output selected via buffered or internal VCO.
24	66MHZ_IN/3V66_5	I/O	3.3V 66.66MHz clock from internal VCO, 66MHZ input to 66MHz output and PCI.
25	*PD#	IN	Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 1.8ms.
26	VDDA	PWR	3.3V power for the PLL core.
27	GND	PWR	Ground pin.
28	Vtt_PWRGD#	IN	This 3.3V LVTTTL input is a level sensitive strobe used to determine when latch inputs are valid and are ready to be sampled. This is an active low input.

## Power Groups

### (Analog)

VDDA = PLL1

VDD48 = 48MHz, PLL

VDDREF = VDD for Xtal, POR

### (Digital)

VDDPCI

VDD3V66

VDDCPU



**Pin Configuration (Continued)**

PIN #	PIN NAME	PIN TYPE	DESCRIPTION
29	SDATA	I/O	Data pin for I2C circuitry 5V tolerant
30	SCLK	IN	Clock pin of I2C circuitry 5V tolerant
31	GND	PWR	Ground pin.
32	VDD3V66	PWR	Power pin for the 3V66 clocks.
33	3V66_0/FS5**	I/O	Frequency select latch input pin / 3.3V 66.66MHz clock output.
34	PCI_STOP#*	IN	Stops all PCICLKs besides the PCICLK_F clocks at logic 0 level, when input low
35	3V66_1/VCH_CLK/FS4**	I/O	Frequency select latch input pin / 3.3V 66.66MHz clock output / 48MHz VCH clock output.
36	GND	PWR	Ground pin.
37	VDD48	PWR	Power pin for the 48MHz output.3.3V
38	48MHz_DOT	OUT	48MHz clock output.
39	48MHz_USB/FS3**	I/O	Frequency select latch input pin / 3.3V 48MHz clock output.
40	FS2	IN	Frequency select pin.
41	GND	PWR	Ground pin.
42	IREF	OUT	This pin establishes the reference current for the differential current-mode output pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 475 ohms is the standard value.
43	MULTSEL*	IN	3.3V LVTTTL input for selection the current multiplier for CPU outputs
44	CPUCLKC2	OUT	"Complimentary" clocks of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.
45	CPUCLKT2	OUT	"True" clocks of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.
46	VDDCPU	PWR	Supply for CPU clocks, 3.3V nominal
47	GND	PWR	Ground pin.
48	CPUCLKC1	OUT	"Complimentary" clocks of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.
49	CPUCLKT1	OUT	"True" clocks of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.
50	VDDCPU	PWR	Supply for CPU clocks, 3.3V nominal
51	CPUCLKC0	OUT	"Complimentary" clocks of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.
52	CPUCLKT0	OUT	"True" clocks of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.
53	CPU_STOP#*	IN	Stops all CPUCLK besides the free running clocks
54	FS0	IN	Frequency select pin.
55	FS1	IN	Frequency select pin.
56	REF	OUT	14.318 MHz reference clock.



**Maximum Allowed Current**

<b>Condition</b>	Max 3.3V supply consumption Max discrete cap loads, Vdd = 3.465V All static inputs = Vdd or GND
<b>Powerdown Mode (PD# = 0)</b>	40mA
<b>Full Active</b>	360mA

**Host Swing Select Functions**

MULTISEL	Board Target Trace/Term Z	Reference R, Iref = $V_{DD}/(3 \cdot R_r)$	Output Current	Voh @ Z
0	50 ohms	Rr = 221 1%, Iref = 5.00mA	Ioh = 4 * I REF	1.0V @ 50
1	50 ohms	Rr = 475 1%, Iref = 2.32mA	Ioh = 6 * I REF	0.7V @ 50

**PCI Slect Functions**

E_PCICLK1	E_PCICLK3	E_PCICLK (1, 3)
0	0	0ns
0	1	0.5ns
1	0	1.0ns
1	1	1.5ns

**Note:**

E\_PCICLK1 = 10KΩ resistor  
 E\_PCICLK3 = 10KΩ resistor  
 0 = No resistor  
 1 = 10KΩ pull-up to VDD



Frequency Select Table 1

Bit	Description									
	Bit			CPUCLK	3V66	66MHz_OUT (2:0)	66MHz_IN	PCICLK_F	Clocking Mode	
	FS5:3	FS2	FS1	FS0	MHz	MHz	3V66 (4:2)	3V66_5		PCICLK
		MHz	MHz	MHz	MHz	MHz	MHz	MHz		
From 000 to 101 (See Table 2)	0	0	0	66.66	66.66	66.66	66.66	66.66	33.33	Standard Clocking
	0	0	1	100.00	66.66	66.66	66.66	66.66	33.33	Standard Clocking
	0	1	0	200.00	66.66	66.66	66.66	66.66	33.33	Standard Clocking
	0	1	1	133.33	66.66	66.66	66.66	66.66	33.33	Standard Clocking
	1	0	0	66.66	66.66	66MHz_IN	Input	66MHz_IN/2		Standard Clocking
	1	0	1	100.00	66.66	66MHz_IN	Input	66MHz_IN/2		Standard Clocking
	1	1	0	200.00	66.66	66MHz_IN	Input	66MHz_IN/2		Standard Clocking
	1	1	1	133.33	66.66	66MHz_IN	Input	66MHz_IN/2		Standard Clocking
110 (See Table 2)	0	0	0	70.00	70.00	70.00	70.00	70.00	35.00	5% Over-clocking
	0	0	1	105.00	70.00	70.00	70.00	70.00	35.00	5% Over-clocking
	0	1	0	Tristate	Tristate	Tristate	Tristate	Tristate	Tristate	Tristate
	0	1	1	140.00	70.00	70.00	70.00	70.00	35.00	5% Over-clocking
	1	0	0	70.00	70.00	66MHz_IN	Input	66MHz_IN/2		5% Over-clocking
	1	0	1	105.00	70.00	66MHz_IN	Input	66MHz_IN/2		5% Over-clocking
	1	1	0	Test	Test	Test	Test	Test	Test	Test
	1	1	1	140.00	70.00	66MHz_IN	Input	66MHz_IN/2		5% Over-clocking
111 (See Table 2)	0	0	0	73.32	73.32	73.32	73.32	73.32	36.66	10% Over-clocking
	0	0	1	110.00	73.32	73.32	73.32	73.32	36.66	10% Over-clocking
	0	1	0	Tristate	Tristate	Tristate	Tristate	Tristate	Tristate	Tristate
	0	1	1	146.60	73.32	73.32	73.32	73.32	36.66	10% Over-clocking
	1	0	0	73.32	73.32	66MHz_IN	Input	66MHz_IN/2		10% Over-clocking
	1	0	1	110.00	73.32	66MHz_IN	Input	66MHz_IN/2		10% Over-clocking
	1	1	0	Test/2	Test/4	Test/4	Test/4	Test/4	Test/8	Test
	1	1	1	146.60	73.32	66MHz_IN	Input	66MHz_IN/2		10% Over-clocking

**Note:** FS2 controls 3V66, 66MHz\_OUT (2:0), 3V66 (4:2), 66MHz\_IN/3V66\_5, PCICLK\_F, and PCICLK clocks for either buffered or unbuffered (PLL-driven) modes.

**Note:** Default settings: FS (2:0) = left floating (unconnected).

Frequency Select Table 2

Bit	Description				
	Bit			CPUCLK, 3V66, 66MHz_OUT (2:0)/3V66 (4:2), 66MHz_IN/3V66_5, PCICLK_F, and PCICLK (controlled by FS 2:0) (See Table 1)	Spread Selection
	FS5	FS4	FS3		
	0	0	0	Standard Clocking	No Spread (default) or ±0.4%
	0	0	1	Standard Clocking	0 to -0.5%, Down Spread
	0	1	0	Standard Clocking	0 to -1.0%, Down Spread
	0	1	1	Standard Clocking	0 to -1.5%, Down Spread
	1	0	0	Standard Clocking	0.5%, Center Spread
	1	0	1	Standard Clocking	0.75%, Center Spread
	1	1	0	5% Over-clocking	0.35%, Center Spread
	1	1	1	10% Over-clocking	0.35%, Center Spread

**Note:** Default settings: FS (5:3) = 000



**Byte 0: Control Register**

Bit	Pin#	Name	PWD <sup>3</sup>	Type <sup>2</sup>	Description
Bit 0	54	FS0	X	R	Reflects the value of FS0 pin sampled on power up
Bit 1	55	FS1	X	R	Reflects the value of FS1 pin sampled on power up
Bit 2	39	FS3	X	R	Reflects the value of FS3 pin sampled on power up
Bit 3	34	PCI_STOP# <sup>3</sup>	X	R	Hardware mode: Reflects the value of PCI_STOP# pin sampled on PWD
			1	RW	Software mode: 0=PCICLK stopped 1=PCICLK running
Bit 4	35	FS4	X	R	FS4 (read only)
Bit 5	35	3V66_1_VCH	0	RW	VCH Select 66MHz/48MHz 0=66MHz, 1=48MHz
Bit 6	33	FS5	0		Reflects the value of FS5 pin sampled on power up
Bit 7	-	Spread Enabled	0	RW	0=Spread Off, 1=Spread On

**Note:** For PCI\_STOP#, refer to table 3

**Byte 1: Control Register**

Bit	Pin#	Name	PWD <sup>3</sup>	Type <sup>2</sup>	Description
Bit 0	52, 51	CPUCLKT0 CPUCLKC0	1	RW	0=Disabled, 1=Enabled <sup>5</sup>
Bit 1	49, 48	CPUCLKT1 CPUCLKC1	1	RW	0=Disabled, 1=Enabled <sup>5</sup>
Bit 2	45, 44	CPUCLKT2 CPUCLKC2	1	RW	0=Disabled, 1=Enabled <sup>5</sup>
Bit 3	52, 51	CPUCLKT/C0 Control	0	RW	Allows control of CPUCLKT/C0 with assertion of CPU_STOP# 0=Not free running 1=Free running
Bit 4	33,35	3V66_0/1	1	RW	3V66_0/1 mode 0 = Not free running 1= Free running
Bit 5	21,22, 23,24	3V66_2/3/4/5	1	RW	3V66_2/3/4/5 mode 0 = Not free running 1= Free running
Bit 6	49, 48	CPUCLKT/C1 Control	0	RW	Allows control of CPUCLKT/C1 with assertion of CPU_STOP# 0=Not free running 1=Free running
Bit 7	45, 44	CPUCLKT/C2 Control	0	RW	Allows control of CPUCLKT/C2 with assertion of CPU_STOP# 0=Not free running 1=Free running

**Notes:**

- For Byte1, Bits (3:7) refer to tables 4, 5, and 6.
- R= Read only RW= Read and Write
- PWD = Power on Default
- The purpose of this bit is to allow a system designer to implement PCI\_STOP functionality in one of two ways. With the system designer can choose to use the externally provided PCI\_STOP# pin to assert and de-assert PCI\_STOP functionality via I<sup>2</sup>C Byte 0 Bit 3.

In Hardware mode it is not allowed to write to the I<sup>2</sup>C Byte 0 Bit3. In Software mode it is not allowed to pull the external PCI\_STOP pin low. This avoids the issues related with Hardware started and software stopped PCI\_STOP conditions. The clock chip is to be operated in the Hardware or Software PCI\_STOP mode ONLY, it is not allowed to mix these modes.

In Hardware mode the I<sup>2</sup>C byte 0 Bit 3 is R/W and should reflect the status of the part. Whether or not the chip is in PCI\_STOP mode.

Functionality PCI\_STOP mode should be entered when [(PCI\_STOP#=0) or (I<sup>2</sup>C Byte 0 Bit 3 = 0)].

- For disabled clocks, they stop low for single ended clocks. Differential CPU clocks stop with CPUCLKT at high, CPUCLKC off, and external resistor termination will bring CPUCLKC low.



**Byte 2: Control Register**

Bit	Pin#	Name	PWD	Type	Description
Bit 0	10	PCICLK0	1	RW	0=Disabled 1=Enabled
Bit 1	11	PCICLK1	1	RW	0=Disabled 1=Enabled
Bit 2	12	PCICLK2	1	RW	0=Disabled 1=Enabled
Bit 3	13	PCICLK3	1	RW	0=Disabled 1=Enabled
Bit 4	16	PCICLK4	1	RW	0=Disabled 1=Enabled
Bit 5	17	PCICLK5	1	RW	0=Disabled 1=Enabled
Bit 6	18	PCICLK6	1	RW	0=Disabled 1=Enabled
Bit 7	-	REF_1X2X	0	RW	REF 1X or 2X strength control 0 = 1X, 1 = 2X

**Byte 3: Control Register**

Bit	Pin#	Name	PWD	Type	Description
Bit 0	5	PCICLK_F0	1	RW	0=Disabled 1=Enabled
Bit 1	6	PCICLK_F1	1	RW	0=Disabled 1=Enabled
Bit 2	7	PCICLK_F2	1	RW	0=Disabled 1=Enabled
Bit 3	5	PCICLK_F0 Stop	0	RW	Allow control of PCICLK_F0 with assertion of PCI_STOP#. 0=Free Running, 1=Stop
Bit 4	6	PCICLK_F1 Stop	0	RW	Allow control of PCICLK_F1 with assertion of PCI_STOP#. 0=Free Running, 1=Stop
Bit 5	7	PCICLK_F2 Stop	0	RW	Allow control of PCICLK_F2 with assertion of PCI_STOP#. 0=Free Running, 1=Stop
Bit 6	39	48MHz_USB	1	RW	0=Disabled 1=Enabled
Bit 7	38	48MHz_DOT	1	RW	0=Disabled 1=Enabled

**Notes:**

1. PCICLK\_F (2:0) can be turned on/off by PCI\_STOP#.
2. For PCICLK\_F (2:0), please refer to table 7.

**Byte 4: Control Register**

Bit	Pin#	Name	PWD	Type	Description
Bit 0	21	66MHz_OUT0/3V66-2	1	RW	0=Disabled 1=Enabled
Bit 1	22	66MHz_OUT1/3V66-3	1	RW	0=Disabled 1=Enabled
Bit 2	23	66MHz_OUT2/3V66-4	1	RW	0=Disabled 1=Enabled
Bit 3	24	3V66_5	1	RW	0=Disabled 1=Enabled
Bit 4	35	3V66_1_VCH_CLK	1	RW	0=Disabled 1=Enabled
Bit 5	33	3V66_0	1	RW	0=Disabled 1=Enabled
Bit 6	-	CPUSTOP# Buffer/Driven mode switch enable	0	RW	0=Disabled 1=Enabled
Bit 7	-	-	0	R	(Reserved)

**Notes:**

1. R= Read only RW= Read and Write
2. PWD = Power on Default





**Byte 5: Programming Edge Rate**  
(1 = enable, 0 = disable)

Bit	Pin#	Name	PWD	Type	Description
Bit 0	39	48MHz_USB	0	RW	USB edge rate cntrol
Bit 1	39	48MHz_USB	0	RW	USB edge rate cntrol
Bit 2	38	48MHz_DOT	0	RW	DOT edge rate control
Bit 3	38	48MHz_DOT	0	RW	DOT edge rate control
Bit 4	23	66MHz_OUT (2)	0	RW	T <sub>pd</sub> 66MHz_IN to 66MHz_OUT propagation delay control for 3V66 Skew Control
Bit 5	23	66MHz_OUT (2)	0	RW	T <sub>pd</sub> 66MHz_IN to 66MHz_OUT propagation delay control for 3V66 Skew Control
Bit 6	22, 21	66MHz_OUT (1:0)	0	RW	T <sub>pd</sub> 66MHz_IN to 66MHz_OUT propagation delay control for 3V66 Skew Control
Bit 7	22, 21	66MHz_OUT (1:0)	0	RW	T <sub>pd</sub> 66MHz_IN to 66MHz_OUT propagation delay control for 3V66 Skew Control

**Byte 6: Vendor ID Register**  
(1 = enable, 0 = disable)

Bit	Pin#	Name	PWD	Type	Description
Bit 0	X	Vendor ID Bit0	1	R	(Reserved)
Bit 1	X	Vendor ID Bit1	0	R	(Reserved)
Bit 2	X	Vendor ID Bit2	0	R	(Reserved)
Bit 3	X	Vendor ID Bit3	0	R	(Reserved)
Bit 4	X	Revision ID Bit0	X	R	Revision ID values will be based on individual device's revision
Bit 5	X	Revision ID Bit1	X	R	
Bit 6	X	Revision ID Bit2	X	R	
Bit 7	X	Revision ID Bit3	X	R	

**Byte 7: CPU Skew and 3V66 Slew Control Register**  
(1 = enable, 0 = disable)

Bit	Description	PWD
Bit 0	3V66_5:2 Slew Control	0
Bit 1		1
Bit 2	3V66_1:0 Slew Control	0
Bit 3		1
Bit 4	CPUCLKT1/C1 Skew Control	0
Bit 5		0
Bit 6	CPUCLKT0/C0 & CPUCLKT2/C2 Skew Control	0
Bit 7		0

**Byte 8: Slew Control Register**  
(1 = enable, 0 = disable)

Bit	Description	PWD
Bit 0	PCICLK (6:4) Slew Rate	0
Bit 1		1
Bit 2	PCICLK (3:0) Slew Rate	0
Bit 3		1
Bit 4	PCICLK_F (1:0) Slew Rate	0
Bit 5		1
Bit 6	VCH_CLK Slew Rate	0
Bit 7		1

**Notes:**

1. R= Read only RW= Read and Write
2. PWD = Power on Default



Table 3

**PCI\_STOP# I<sup>2</sup>C Control Table- Byte 0, Bit 3**

PCI_STOP#	Byte 0, Bit 3 Write Bit	Byte 0, Bit 3 Read Bit (Internal Status)
0	0	0
0	1	0
1	0	0
1	1	1

**Note:** When this Byte 0, Bit 1 is low (0), all PCI clocks are stopped.

Table 4

**CPUCLKT/C (0:2) Outputs I<sup>2</sup>C Control Table**

Byte 1, Bit 3, 6, 7	CLK_STOP# (Pin 53)	CPU_CLKT/C Outputs (0:2)
0	0	Stop
0	1	Running
1	0	Running
1	1	Running

Table 5

**3V66 (1:0) I<sup>2</sup>C Control Table - Byte 1, Bit 4**

Byte 1, Bit 4	CLK_STOP#	3V66 (1:0)
0	0	Stop
0	1	Running
1	0	Running
1	1	Running

Table 6

**3V66 (5:2) I<sup>2</sup>C Control Table - Byte 1, Bit 5**

Byte 1, Bit 5	CLK_STOP#	3V66 (5:2)
0	0	Stop
0	1	Running
1	0	Running
1	1	Running

Table 7

**PCICLK\_F (0:2) Stop**

PCI_STOP#	Byte 3, Bits 3, 4, & 5	PCICLK_F (0:2)
0	0	Running
0	1	Stop
1	0	Running
1	1	Running



Table 8

**3V66\_0/1 I<sup>2</sup>C Control Table - Byte 1, Bit 4**

Byte 1, Bit 4	CLK_STOP#	3V66_0/1
0	0	Stop
0	1	Running
1	0	Running
1	1	Running

Table 9

**3V66\_2/3/4/5 I<sup>2</sup>C Control Table - Byte 1, Bit 4**

Byte 1, Bit 5	CLK_STOP#	3V66_2/3/4/5
0	0	Stop
0	1	Running
1	0	Running
1	1	Running

Table 10

**Byte 3, Bit 3, 4, & 5 (PCICLK\_F (0:2) Stop)**

PCI_STOP#	Byte 3, Bits 3, 4, & 5	PCICLK_F (2:0)
0	0	Running
0	1	Stop
1	0	Running
1	1	Running



### Absolute Maximum Ratings

Supply Voltage . . . . . 5.5 V  
 Logic Inputs . . . . . GND -0.5 V to  $V_{DD} + 0.5$  V  
 Ambient Operating Temperature . . . . . 0°C to +70°C  
 Case Temperature . . . . . 115°C  
 Storage Temperature . . . . . -65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

### Electrical Characteristics - Input/Supply/Common Output Parameters

$T_A = 0 - 70^\circ\text{C}$ ; Supply Voltage  $V_{DD} = 3.3$  V +/-5%

PARAMETER	SYMB OL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	$V_{IH}$		2		$V_{DD} + 0.3$	V
Input Low Voltage	$V_{IL}$		$V_{SS} - 0.3$		0.8	V
Input High Current	$I_{IH}$	$V_{IN} = V_{DD}$	-5		5	mA
Input Low Current	$I_{IL1}$	$V_{IN} = 0$ V; Inputs with no pull-up resistors	-5			mA
	$I_{IL2}$	$V_{IN} = 0$ V; Inputs with pull-up resistors	-200			
Operating Supply Current	$I_{DD3.3OP}$	$C_L =$ Full load select @100MHz		240	360	mA
Powerdown Current	$I_{DD3.3PD}$	$C_L =$ Full load select @100MHz		37	45	mA
Input Frequency	$F_i$	$V_{DD} = 3.3$ V		14.318		MHz
Pin Inductance	$L_{pin}$				7	nH
Input Capacitance <sup>1</sup>	$C_{IN}$	Logic Inputs			5	pF
	$C_{OUT}$	Output pin capacitance			6	pF
	$C_{INX}$	X1 & X2 pins	27		45	pF
Clk Stabilization <sup>1,2</sup>	$T_{STAB}$	From $V_{DD} = 3.3$ V to 1% target Freq.		1	1.8	ms

<sup>1</sup>Guaranteed by design, not 100% tested in production.

<sup>2</sup>See timing diagrams for buffered and un-buffered timing requirements.



**Electrical Characteristics - CPU**

T<sub>A</sub> = 0 - 70°C; VDD=3.3V +/-5%; C<sub>L</sub> = 10-20 pF (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Current Source Output Impedance	Z <sub>O</sub> <sup>1</sup>	V <sub>O</sub> = V <sub>x</sub>	3000			Ω
Output High Voltage	V <sub>OH3</sub>	V <sub>R</sub> = 475ohm +/- 1%; I <sub>REF</sub> = 2.32mA; I <sub>OH</sub> = 6*I <sub>REF</sub>		0.71	1.2	V
Output High Current	I <sub>OH</sub>			-13.92		
Rise Time	t <sub>r3</sub>	V <sub>OL</sub> = 0.175V, V <sub>OH</sub> = 0.525V	175	300	700	ps
Differential Crossover Voltage	V <sub>x</sub>	Note3	45	50	55	ps
Duty Cycle	d <sub>t3</sub>	V <sub>T</sub> = 50%	45	51	55	%
Skew	t <sub>sk3</sub>	V <sub>T</sub> = 50%		60	100	ps
Jitter, Cycle to cycle	t <sub>jyc-cyc</sub> <sup>1</sup>	V <sub>T</sub> = V <sub>x</sub> @ CPU100MHZ		140	150	
		V <sub>T</sub> = V <sub>x</sub> @ CPU133MHZ		135	150	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

<sup>2</sup>I<sub>OWT</sub> can be varied and is selectable thru the MULTSEL pin.

**Electrical Characteristics - PCICLK**

T<sub>A</sub> = 0 - 70°C; VDD=3.3V +/-5%; C<sub>L</sub> = 10-30 pF (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Frequency	F <sub>O1</sub>			33.33		MHz
Output Impedance	R <sub>DSP1</sub> <sup>1</sup>	V <sub>O</sub> = V <sub>DD</sub> *(0.5)	12		55	Ω
Output High Voltage	V <sub>OH</sub> <sup>1</sup>	I <sub>OH</sub> = -1 mA	2.4			V
Output Low Voltage	V <sub>OL</sub> <sup>1</sup>	I <sub>OL</sub> = 1 mA			0.55	V
Output High Current	I <sub>OH</sub> <sup>1</sup>	V <sub>OH@MIN</sub> = 1.0 V, V <sub>OH@MAX</sub> = 3.135 V	-33		-33	mA
Output Low Current	I <sub>OL</sub> <sup>1</sup>	V <sub>OL@MIN</sub> = 1.95 V, V <sub>OL@MAX</sub> = 0.4 V	30		38	mA
Rise Time	t <sub>r1</sub> <sup>1</sup>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.4 V	0.5	1.65	2	ns
Fall Time	t <sub>f1</sub> <sup>1</sup>	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V		1.60	2	ns
Duty Cycle	d <sub>t1</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V	45	51	55	%
Skew	t <sub>sk1</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V		250	500	ps
Jitter,cycle to cyc	t <sub>jyc-cyc</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V		240	250	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.



**Electrical Characteristics- 3V66-Un-Buffered Mode: 3V66[5:0]**

T<sub>A</sub> = 0 - 70°C; VDD=3.3V +/-5%; C<sub>L</sub> = 10-30 pF (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Frequency	F <sub>O1</sub>			66.6		MHz
Output Impedance	R <sub>DSP1</sub> <sup>1</sup>	V <sub>O</sub> = V <sub>DD</sub> *(0.5)	12		55	Ω
Output High Voltage	V <sub>OH</sub> <sup>1</sup>	I <sub>OH</sub> = -1 mA	2.4			V
Output Low Voltage	V <sub>OL</sub> <sup>1</sup>	I <sub>OL</sub> = 1 mA			0.55	V
Output High Current	I <sub>OH</sub> <sup>1</sup>	V <sub>OH@MIN</sub> = 1.0 V, V <sub>OH@MAX</sub> = 3.135 V	-33		-33	mA
Output Low Current	I <sub>OL</sub> <sup>1</sup>	V <sub>OL@MIN</sub> = 1.95 V, V <sub>OL@MAX</sub> = 0.4 V	30		38	mA
Rise Time	t <sub>r1</sub> <sup>1</sup>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.4 V	0.5	1.45	2	ns
Fall Time	t <sub>f1</sub> <sup>1</sup>	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V	0.5	1.45	2	ns
Duty Cycle	d <sub>t1</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V	45	52.5	55	%
Skew	t <sub>sk1</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V		300	500	ps
Jitter	t <sub>jycyc-cyc</sub>	V <sub>T</sub> = 1.5 V		150	250	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

**Electrical Characteristics- 3V66- Buffered Mode: 3V66[1:0] 66MHz\_OUT [2:0]**

T<sub>A</sub> = 0 - 70°C; VDD=3.3V +/-5%; C<sub>L</sub> = 10-30 pF (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Frequency	F <sub>O1</sub>			66.6		MHz
Output Impedance	R <sub>DSP1</sub> <sup>1</sup>	V <sub>O</sub> = V <sub>DD</sub> *(0.5)	12		55	Ω
Output High Voltage	V <sub>OH</sub> <sup>1</sup>	I <sub>OH</sub> = -1 mA	2.4			V
Output Low Voltage	V <sub>OL</sub> <sup>1</sup>	I <sub>OL</sub> = 1 mA			0.55	V
Output High Current	I <sub>OH</sub> <sup>1</sup>	V <sub>OH@MIN</sub> = 1.0 V, V <sub>OH@MAX</sub> = 3.135 V	-33		-33	mA
Output Low Current	I <sub>OL</sub> <sup>1</sup>	V <sub>OL@MIN</sub> = 1.95 V, V <sub>OL@MAX</sub> = 0.4 V	30		38	mA
Rise Time	t <sub>r1</sub> <sup>1</sup>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.4 V	0.5	1.45	2	ns
Fall Time	t <sub>f1</sub> <sup>1</sup>	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V	0.5	1.45	2	ns
Duty Cycle	d <sub>t1</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V	45	48	55	%
Skew	t <sub>sk1</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V 3V66[1:0]		80	500	ps
Jitter	t <sub>jycyc-cyc</sub>	V <sub>T</sub> = 1.5 V 3V66[1:0]		167	250	ps
Skew	t <sub>sk1</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V 66MHz_OUT		85	175	ps
Jitter	t <sub>additive</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V			100	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.



**Electrical Characteristics - VCH, 48MHz DOT, 48MHz, USB**

T<sub>A</sub> = 0 - 70°C; VDD=3.3V +/-5%; C<sub>L</sub> = 10-20 pF (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Frequency	F <sub>O1</sub>	V <sub>O</sub> = V <sub>DD</sub> *(0.5)		48		MHz
Output Impedance	R <sub>DSP1</sub> <sup>1</sup>	V <sub>O</sub> = V <sub>DD</sub> *(0.5)	12		55	Ω
Output High Voltage	V <sub>OH</sub> <sup>1</sup>	I <sub>OH</sub> = -1 mA	2.4			V
Output Low Voltage	V <sub>OL</sub> <sup>1</sup>	I <sub>OL</sub> = 1 mA			0.4	V
Output High Current	I <sub>OH</sub> <sup>1</sup>	V <sub>OH@MIN</sub> = 1.0 V,	-29			
		V <sub>OH@MAX</sub> = 3.135 V			-23	mA
Output Low Current	I <sub>OL</sub> <sup>1</sup>	V <sub>OL@MIN</sub> = 1.95 V, V <sub>OL@MAX</sub> = 0.4V	29		27	mA
48MHz Rise Time	t <sub>r1</sub> <sup>1</sup>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.4 V 10pF	0.5	0.80	1	ns
48MHz Fall Time	t <sub>f1</sub> <sup>1</sup>	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V 10pF	0.5	0.95	1	ns
VCH 48 USB Rise Time	t <sub>r1</sub> <sup>1</sup>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.4 V 20 pF	1	1.30	2	ns
VCH 48 USB Fall Time	t <sub>f1</sub> <sup>1</sup>	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V 20pF	1	1.40	2	ns
48 DOT to 48 USB Skew	t <sub>skew</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V		150	1	ps
Duty Cycle	d <sub>t1</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V	45	53	55	%
Jitter	t <sub>jcvc-cvc</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V		200	350	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

**Electrical Characteristics - REF**

T<sub>A</sub> = 0 - 70°C; VDD=3.3V +/-5%; C<sub>L</sub> = 10-20 pF (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Frequency	F <sub>O1</sub>			14.3		MHz
Output Impedance	R <sub>DSP1</sub> <sup>1</sup>	V <sub>O</sub> = V <sub>DD</sub> *(0.5)	20		60	Ω
Output High Voltage	V <sub>OH</sub> <sup>1</sup>	I <sub>OH</sub> = -12mA			0.4	V
Output Low Voltage	V <sub>OL</sub> <sup>1</sup>	I <sub>OL</sub> = 9 mA				V
Output High Current	I <sub>OH</sub> <sup>1</sup>	V <sub>OH</sub> = 2.0 V			-33	mA
Output Low Current	I <sub>OL</sub> <sup>1</sup>	V <sub>OL</sub> = 0.8 V			38	mA
Rise Time	t <sub>r1</sub> <sup>1</sup>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.4 V	1	1.60	4	ns
Fall Time	t <sub>f1</sub> <sup>1</sup>	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V	1	1.70	4	ns
Duty Cycle	d <sub>t1</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V	45	54	55	%
Jitter	t <sub>jcvc-cvc</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V		600	1000	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.



## General I<sup>2</sup>C serial interface information

The information in this section assumes familiarity with I<sup>2</sup>C programming. For more information, contact ICS for an I<sup>2</sup>C programming application note.

### How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2<sub>(H)</sub>
- ICS clock will *acknowledge*
- Controller (host) sends a dummy command code
- ICS clock will *acknowledge*
- Controller (host) sends a dummy byte count
- ICS clock will *acknowledge*
- Controller (host) starts sending first byte (Byte 0) through byte 5
- ICS clock will *acknowledge* each byte *one at a time*.
- Controller (host) sends a Stop bit

How to Write:	
Controller (Host)	ICS (Slave/Receiver)
Start Bit	
Address D2 <sub>(H)</sub>	
	<b>ACK</b>
Dummy Command Code	
	<b>ACK</b>
Dummy Byte Count	
	<b>ACK</b>
Byte 0	
	<b>ACK</b>
Byte 1	
	<b>ACK</b>
Byte 2	
	<b>ACK</b>
Byte 3	
	<b>ACK</b>
Byte 4	
	<b>ACK</b>
Byte 5	
	<b>ACK</b>
Byte 6	
	<b>ACK</b>
Stop Bit	

### How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3<sub>(H)</sub>
- ICS clock will *acknowledge*
- ICS clock will send the *byte count*
- Controller (host) acknowledges
- ICS clock sends first byte (*Byte 0*) through *byte 6*
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:	
Controller (Host)	ICS (Slave/Receiver)
Start Bit	
Address D3 <sub>(H)</sub>	
	<b>ACK</b>
	<b>Byte Count</b>
ACK	
	<b>Byte 0</b>
ACK	
	<b>Byte 1</b>
ACK	
	<b>Byte 2</b>
ACK	
	<b>Byte 3</b>
ACK	
	<b>Byte 4</b>
ACK	
	<b>Byte 5</b>
ACK	
	<b>Byte 6</b>
ACK	
Stop Bit	

### Notes:

1. The ICS clock generator is a slave/receiver, I<sup>2</sup>C component. It can read back the data stored in the latches for verification. **Read-Back will support Intel PII X4 "Block-Read" protocol.**
2. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
3. The input is operating at 3.3V logic levels.
4. The data byte format is 8 bit bytes.
5. To simplify the clock generator I<sup>2</sup>C interface, the protocol is set to use only **"Block-Writes"** from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
6. At power-on, all registers are set to a default condition, as shown.






**Buffered Mode - 3V66[0:1], 66MHz\_IN, 66MHz\_OUT[0:2] and PCI Phase Relationship**

All 3V66 clocks are to be in phase with each other. All 66MHz\_OUT clocks are to be in phase with each other. There is NO phase relationship between the 3V66 clocks and the 66MHz\_OUT and PCI clocks. In the case where 3V66\_1 is configured as 48MHz VCH clock, there is no defined phase relationship between 3V66\_1\_VCH and other 3V66 clocks. The PCI group should lag 3V66 by the standard skew described below as Tpci.

The 66MHz\_IN to 66MHz\_OUT delay is shown in the figure below and is specified to be within a min and max propagation value.



**Group Skews at Common Transition Edges**


GROUP	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
3V66 to PCI	S <sub>3V66-PCI</sub>	3V66 (5:0) leads 33MHz PCI	1.5	2.5	3.5	ns

<sup>1</sup>Guaranteed by design, not 100% tested in production.



### Un-Buffered Mode 3V66 & PCI Phase Relationship

All 3V66 clocks are to be in pphase with each other. In the case where 3V66\_1 is configured as 48MHz VCH clock, there is no defined phase relationship between 3V66\_1\_VCH and other 3V66 clocks. The PCI group should lag 3V66 by the standard skew described below as Tpci.



### Group Skews at Common Transition Edges

GROUP	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
3V66 to PCI	S <sub>3V66-PCI</sub>	3V66 (5:0) leads 33MHz PCI	1.5	2.5	3.5	ns


<sup>1</sup>Guaranteed by design, not 100% tested in production.



**PCI\_STOP# - Assertion (transition from logic "1" to logic "0")**

The impact of asserting the PCI\_STOP# signal will be the following. All PCICLK(6:0) and stoppable PCICLK\_F(2,0) clocks will latch low in their next high to low transition. The PCI\_STOP# setup time tsu is 10 ns, for transitions to be recognized by the next rising edge.


**Assertion of PCI\_STOP# Waveforms**



**CLK\_STOP# - Assertion (transition from logic "1" to logic "0")**

The impact of asserting the CPU\_STOP# pin is all CPU outputs that are set in the I<sup>2</sup>C configuration to be stoppable via assertion of CPU\_STOP# are to be stopped after their next transition following the two CPU clock edge sampling as shown. The final state of the stopped CPU signals is CPUT=High and CPUC=Low. There is to be no change to the output drive current values. The CPUT will be driven high with a current value equal to (MULTSELO) X (I REF), the CPUC signal will not be driven.

**Assertion of CPU\_STOP# Waveforms**



**CLK\_STOP# Functionality**

CLK_STOP#	CPUCLKT	CLKC	66MHz_OUT*
1	Normal	Normal	66MHz_OUT (2:0) (buffer mode)
0	iref * Mult	Float	3V66 (4:2) (driven mode)

\* This feature will only work when the part is in buffer mode (FS2 = 1).




**PD# - Assertion (transition from logic "1" to logic "0")**


When PD# is sampled low by two consecutive rising edges of CPU clock then all clock outputs except CPU clocks must be held low on their next high to low transition. CPU clocks must be held with the CPU clock pin driven high with a value of 2x Iref, and CPUCLKC undriven. Note the example below shows CPU = 100MHz, this diagram and description is applicable for all valid CPU frequencies 66, 100, 133, 200MHz.

Due to the state of the internal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.

**Power Down Assertion of Waveforms - Buffered Mode**




**Power Down Assertion of Waveforms - Unbuffered Mode**



**PD# Functionality**

CPU_STOP#	CPUCLKT	CPUCLKC	3V66	66MHz_OUT	PCICLK_F PCICLK	PCICLK	USB/DOT 48MHz
1	Normal	Normal	66MHz	66MHz_IN	66MHz_IN	66MHz_IN	48MHz
0	iref * Mult	Float	Low	Low	Low	Low	Low



300 mil SSOP Package

SYMBOL	In Millimeters COMMON DIMENSIONS		In Inches COMMON DIMENSIONS	
	MIN	MAX	MIN	MAX
A	2.41	2.80	.095	.110
A1	0.20	0.40	.008	.016
b	0.20	0.34	.008	.0135
c	0.13	0.25	.005	.010
D	SEE VARIATIONS		SEE VARIATIONS	
E	10.03	10.68	.395	.420
E1	7.40	7.60	.291	.299
e	0.635 BASIC		0.025 BASIC	
h	0.38	0.64	.015	.025
L	0.50	1.02	.020	.040
N	SEE VARIATIONS		SEE VARIATIONS	
α	0°	8°	0°	8°

VARIATIONS

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
56	18.31	18.55	.720	.730


Reference Doc.: JEDEC Publication 95, MO-118  
10-0034


Ordering Information

ICS950806yFT

Example:

ICS 95XXXX y F - T





SYMBOL	In Millimeters		In Inches	
	COMMON DIMENSIONS	COMMON DIMENSIONS	COMMON DIMENSIONS	COMMON DIMENSIONS
	MIN	MAX	MIN	MAX
A	--	1.20	--	.047
A1	0.05	0.15	.002	.006
A2	0.80	1.05	.032	.041
b	0.17	0.27	.007	.011
c	0.09	0.20	.0035	.008
D	SEE VARIATIONS		SEE VARIATIONS	
E	8.10 BASIC		0.319 BASIC	
E1	6.00	6.20	.236	.244
e	0.50 BASIC		0.020 BASIC	
L	0.45	0.75	.018	.030
N	SEE VARIATIONS		SEE VARIATIONS	
$\alpha$	0°	8°	0°	8°
aaa	--	0.10	--	.004

VARIATIONS

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
56	13.90	14.10	.547	.555

Reference Doc.: JEDEC Publication 95, MO-153  
10-0039

6.10 mm. Body, 0.50 mm. pitch TSSOP  
(240 mil) (0.020 mil)

Ordering Information

ICS950806yGT

Example:

ICS 95XXXX y G - T

