PIN-OUT DIAGRAMS

16 15 14 13 12 11 10

10 2D

6

VCC 6Q 6D 5D 5Q

Quadruple D-Type Flip-Flops With Clear

FEATURES

- Positive edge-triggered common clock
- Asynchronous common reset
- Clock-to-output delays of 14 ns

DESCRIPTION

The LS174 is a six-bit register with single-rail outputs and the LS175 is a four-bit register with complementary outputs. Both consist of D-type flip-flops with a buffered common clock and an asynchronous, active-Low buffered clear.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

FUNCTION TABLE (EACH FLIP-FLOP)

1	OUTPUTS				
CLEAR	CLOCK	D	a	ũt	
L	×	X	L	н	
н	Ť	н	н	L	
н	†	L	L	Н	
н	L	х	a ₀	āο	

H = high level (steady state)

L = low level (steady state)

X = irrelevant

t = L\$175 only

t = transition from low to high level

Q₀ = the level of Q before the indicated steady state input conditions were established.

CLEAR

5 6 7 3 4 CLR 10 10 1D 2D 20 20 GND Die Size .056 x .085 LOGIC DIAGRAMS LS174 4D 5D 6D 2D 3D 1D 14 6 D CLEAR CLEAR CLEAR a 15 12 2 6Q 5Q 2Q 4Q

LS175



Quadruple D-Type Flip-Flops With Clear

LS175

Recommended Operating Conditions

		9LS/54LS			9LS/74LS			Unit
		Min	Min Nom Max Min Nom					
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-400		<u> </u>	-400	μA
Low-level output current, IOL				4			8	mA
Clock frequency, f _{clock}		0		35	0		35	MHz
Width of clock pulse, tw (Low)		15			15			ns
Width of clear pulse, tw (Low)	····	20			20		<u> </u>	ns
Setup time	Data input t _{setup}	10			10			ns
•	Clear recovery, trec	12			12			ns
Data hold time, t _{hold}		5			5			ns
Operating free-air temperature, TA		-55		125	0		70	°C

t_{setup} is the minimum time required for the correct logic level to be present at the data input prior to the rising edge of the clock in order to be recognized and transferred to the output.

thold is the minimum time required for the logic level to be maintained at the data input after the rising edge of the clock in order to insure recognition.

trec is the minimum time required between the end of the clear pulse and the rising edge of the clock in order to transfer High data to the Q output.

Electrical Characteristics Over Recommended Free-Air Temperature Range (Unless Otherwise Noted)

Parameter	Test Condition	9LS/54LS			9LS/74LS				
	Test condition	Min	Typ**	Max	Min	Typ**	Max	Unit	
V _{IH}			2			2			V
V _{IL}					0.7		-	0.8	v
V _I	V _{CC} =MIN, I _I =-18mA			† — ·	-1.5			-1.5	v
V _{OH}	V _{CC} =MIN, V _{IH} =2V, V _{IL} =V _{IL} max, I _{OH} =-400μA		2.5	3.5		2.7	3.5		v
V _{OL}	V _{CC} =MIN, V _{IH} =2V,	I _{OL} =4mA		0.25	0.4		0.25	0.40	
- 01	V _{IL} =V _{IL} max	I _{OL} =8mA					0.35	0.5	V
11	V _{CC} =MAX, V _I =7V				0.1			0.1	mΑ
I _{IH}	V _{CC} =MAX, V _I =2.7V				20			20	μÀ
l _{IL}	V _{CC} =MAX, V _I =0.4V				-0.4			-0.4	mA
los†	V _{CC} =MAX		-15		-100	-15		-100	mA
lcc††	V _{CC} =MAX	LS174		16	26		16	26	
-	100	LS175		11	18		11	18	mA

^{*}For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable



^{*}All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$. †Not more than one output should be shorted at a time.

^{††}With all outputs open and 4.5V applied to all data and clear inputs, ICC is measured, after a momentary ground, then 4.5V is applied to clock.

Quadruple D-Type Flip-Flops With Clear

Switching Characteristics, $V_{\rm cc} = 5 \text{V}$ Over Recommended Free-Air Temperature Range

Parameter	From	То	-55°C		+25°C			+125°C			Units	
	(input)	(Output)	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Ŧyp.	Max.	
Test Condition	ons: C _L = 15pF, R	_ = 2k Ω (See	Figure	A on pa	age 2-1	74)						
f _{max}	maximum clock frequency					35	45					MHz
^t PLH	clear (LS175 only)	ā		19	25		19	25		25	31	ns
^t PHL	clear (LS175 only)	Q		23	29		19	25		22	27	ns
^t PLH	clock	Q or $\bar{\mathbb{Q}}$		14	20		13	17		14	19	ns
t _{PHL}	clock	Q or Q		16	23		13	18		13	18	ns
Test Condition	ons: C _L = 50pF, R	L = 2kΩ (See	Figure	A on p	age 2-1	74)						
^t PLH	clear (LS175 only)	ā		21	27		22	27		28	35	ns
^t PHL	clear (LS175 only)	Q		25	33		23	28		25	30	ns
^t PLH	clock	Q or $\overline{\mathbb{Q}}$		16	22		15	19		17	21	ns
^t PHL	clock	Q or Q		20	28		17	23		17	22	ns

Note: AC specification shown under -55°C and +125°C are for 9LS devices only. All 50pF specifications are for 9LS only.

