

8-Bit Dual Supply Bus Transceiver with Configurable Output Voltage and 3-State Outputs


Product Features

- 4.5V to 5.5V on A-port and 2.7V to 5.5V on B-port
- Latch-up performance exceeds 200mA Per JESD78
- ESD protection exceeds JESD 22
 - 2000V Human-Body Model (A114-B)
 - 200V Machine Model (A115-A)
- Industrial Temperature: -40°C to +85°C
- Packages (Pb-free & Green available):
 - 24-pin 173-mil wide plastic TSSOP (L)
 - 24-pin 150-mil wide plastic QSOP (Q)
 - 24-pin 300-mil wide plastic SOIC (S)


Product Description

The PI74LVCC4245A is a non-inverting 8-bit Bidirectional Transceiver that uses two separate power supply rails. A-port (V_{CCA}) is set to operate at 5V and B-port (V_{CCB}) is set to operate from 3.3V to 5V. This allows for translation from a 3.3V to a 5V environment and vice-versa. This tranceiver is designed for asynchronous two-way communication between data buses. The direction control input pin (DIR) determines the dataflow from the A bus to the B bus or from the B bus to the A bus. The output enable ($\overline{\rm OE}$) input, when HIGH, disables both A and B ports by placing them in HIGH Z condition.

Logic Block Diagram



Product Pin Configuration



Truth Table⁽¹⁾

I	nputs	Outputs
ŌĒ	DIR	
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	X	Z (Isolation

Notes:

H = High Signal Level
 X = Don't Care or Irrelevant

L = Low Signal Level Z = High Impedance

Product Pin Description

Pin Name	Description			
OE	3-State Output Enable Inputs (Active LOW)			
DIR	Direction Control Input			
Ax	Side A Inputs or 3-State Outputs			
Bx	Side B Inputs or 3-State Outputs			
NC	No Internal Connect			
GND	Ground			
V _{CCA} ,V _{CCB}	Power			



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply voltage range, V _{CCA} and V _{CCB}				
Input voltage range, V _I ⁽¹⁾ : I/O ports (A-port)	0.5V to V_{CCA} +0.5V			
I/O ports (B-port)	0.5V to V _{CCB} +0.5V			
Control Pins	0.5V to V _{CCA} +0.5V			
Input clamp current, I _{IK} (V _I <0)	50mA			
Output clamp current, I _{OK} (V _O <0)	50mA			
Continous Output Current IO	±50mA			
Continous Current through each V _{CC} or GND pin	±100mA			
Package thermal impedance, θ _{JA} ⁽²⁾ : package L	84°C/W			
package Q	98°C/W			
	79°C/W			
Storage Temperature range, T _{stg}				

Notes:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 1. This value is limited to 7V maximum.
- 2. The package thermal impedance is calculated in accordance with JESD 51.

06-0214 2 PS8700B 06/05/06



$\textbf{Recommended Operating Conditions}^{(1)}$

Parameters	Descritption		V _{CCA}	V _{CCB}	Min.	Nom.	Max.	Units	
V _{CCA}	Supply Voltage				4.5	5	5.5		
V _{CCB}	Supply Voltage				2.7	3.3	5.5	1	
			4.5V	2.7V	2			1	
V_{IHA}	High-Level Input Voltage	$V_{OB} < 0.1V$ or $V_{OB} > V_{CCB} - 0.1V$		3.6V	2				
		or vor > vccr = 0.1 v	5.5V	5.5V	2				
			4.5V	2.7V	2			1	
V_{IHB}	High-Level Input Voltage	$V_{OA} < 0.1V$ or $V_{OA} > V_{CCA} - 0.1V$		3.6V	2]	
		or voa> vcca=0.1v	5.5V	5.5V	3.85			1	
			4.5V	2.7V			0.8	1	
V_{ILA}	Low-Level Input Voltage	$V_{OB} < 0.1V$ or $V_{OB} > V_{CCB} - 0.1V$		3.6V			0.8	1	
		or vor voca voca voca	5.5V	5.5V			0.8]	
			4.5V	2.7V			0.8	1	
$V_{\rm ILB}$	Low-Level Input Voltage	$V_{OA} < 0.1V$ or $V_{OA} > V_{CCA} - 0.1V$		3.6V			0.8	V	
		or voa> vcca=0.1v	5.5V	5.5V			1.65	1	
	High-Level Input Voltage (Control Pins)	$V_{OA} < 0.1V$ or $V_{OA} > V_{CCA} - 0.1V$,	4.5V	2.7V	2			1	
V_{IH}				3.6V	2			1	
		$ or V_{OB} < 0.1V $ $ or V_{OB} > V_{CCB} - 0.1V $	5.5V	5.5V	2				
	Low-Level Input Voltage (Control Pins)	$V_{OA} < 0.1V$	4.5V	2.7V			0.8	†	
V_{IL}		$ \begin{aligned} & \text{or } V_{OA} > V_{CCA} - 0.1V, \\ & \text{or } V_{OB} < 0.1V \\ & \text{or } V_{OB} > V_{CCB} - 0.1V \end{aligned} $		3.6V			0.8	†	
VIL (C			5.5V	5.5V			0.8	1	
V _{IA}	Input Voltage				0		V_{CCA}	1	
V_{IB}	Input Voltage				0		V _{CCB}	1	
V _{OA}	Output Voltage				0		V_{CCA}	1	
V _{OB}	Output Voltage				0		V _{CCB}	1	
I _{OHA}	High-Level Output Current		4.5V	3V			-24		
I _{OHB}	High-Level Output Current		4.5V	2.7V to 4.5V			-24] .	
I _{OLA}	Low-Level Output Current		4.5V	3V			24 mA		
I _{OLB}	Low-Level Output Current		4.5V	2.7V to 4.5V			24	1	
$\Delta t/\Delta v$	Input Transmition Rise or Fall Rate						10	ns/v	
T _A	Operating Free-Air Temperature				-40		85	°C	

Notes:

1. All unused inputs of the device must be held at the associated V_{CC} or GND to ensure proper device operation.



DC Electrical Characteristics (Over Supply Voltage and Operating Temperature Ranges, unless otherwise specified).

Parameters	Description	Test Conditions	V _{CCA}	V _{CCB}	Min.	Тур.	Max.	Units
Vor	Minimum High Level	$I_{OH} = -100\mu A$	4.5V	3V	4.4	4.5		
V _{OHA}	Output Voltage (Port A)	$I_{OH} = -24mA$	4.5V	3V	3.76	4.17		
		$I_{OH} = -100 \mu A$	4.5V	3V	2.9	3.0		
		$I_{OH} = -12mA$	4.5V	2.7V	2.2	2.56		
V_{OHB}	Minimum High Level	10Н — -1211124	4.5 V	3V	2.46	2.85		
VOHB	Output Voltage (Port B)			2.7V	2.1	2.42		
		$I_{OH} = -24mA$	4.5V	3V	2.25	2.70		
				4.5V	3.76	4.21		V
Var	Maximum Low Level	$I_{OL} = 100 \mu A$	4.5V	3V			0.1	
V _{OLA}	Output Voltage (Port A)	$I_{OL} = 24mA$	4.5V	3V		0.19	0.44	
		$I_{OL} = 100 \mu A$	4.5V	3V			0.1	
		$I_{OL} = 12mA$	4.5V	2.7V		0.09	0.44	
V_{OLB}	Maximum Low Level Output Voltage (Port B)			2.7V		0.18	0.5	
	Output voltage (Port B)	$I_{OL} = 24mA$	4.5V	3V		0.18	0.44	
				4.5V		0.18	0.44	
II	Maximum Input Leakage	W W CND	5.5V	3.6V			±1	
	Current (Control Inputs)	$V_{\rm I} = V_{\rm CCA}$ or GND		5.5V			±1	
$I_{OZ}^{(1)}$	Maximum 3-state Output Leakage Current (A or B ports)	$V_{I} = V_{IL}$ or V_{IH} , $\overline{OE} = V_{CCA}$, $V_{O} = V_{CCA/B}$ or GND	5.5V	3.6V			±5	
	Quiescent V _{CCA} Supply Current	A port = V_{CCA} or GND, $I_O = 0$	5.5V	Open			10	μΑ
I_{CCA}		B to A, B-port = V_{CCB} or GND,	5.5V	3.6V			10	
		$I_O (A port) = 0$		5.5V			10	
T	Quiescent V _{CCB}	A to B, A port = V_{CCA} or GND,	5.5V	3.6V			10	
I_{CCB}	Supply Current	I_O (B port) = 0		5.5V			10	
	I _{CC} per input (A port)	One Input $V_I = V_{CCA} - 2.1V$, Other inputs = V_{CCA} or GND, $\overrightarrow{OE} = GND$ and $\overrightarrow{DIR} = V_{CCA}$	5.5V	5.5V		0.65	1.5	
$\Delta I_{CC}^{(2)}$	I _{CC} per input (OE)	$V_I = V_{CCA}$ –2.1V, Other inputs = V_{CCA} or GND, DIR = V_{CCA} or GND	5.5V	5.5V		0.65	1.5	mA
	I _{CC} per input (DIR)	$V_{I} = V_{CCA} - 2.1V,$ Other inputs = V_{CCA} or GND, $\overline{OE} = V_{CCA}$ or GND	5.5V	3.6V		0.65	1.5	
	I _{CC} per input (B Port)		5.5V	3.6V			50	μΑ

Notes:

06-0214 4 PS8700B 06/05/06

^{1.} For I/O ports, the parameter $I_{\mbox{\scriptsize OZ}}$ includes the input leakage current.

^{2.} This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0V or the associated $V_{\rm CC}$.



Capacitance $(T_A = 25^{\circ}C)$

Parameters	Description	Test (Тур.	Units	
C _{IN}	Control Input Capacitance	$V_I = V_{CCA}$ or GND, $V_{CCA} = Open$, $V_{CCB} = Open$			
C _{I/O}	Input/Output Capacitance (A or B port)	$V_{I/O} = V_{CCA/B}$ or GND, $V_{CCA} = 5V$, $V_{CCB} = 3.3V$			pF
C	Power Dissipation	Outputs Enabled	$V_{CCA} = 5V$, $V_{CCB} = 3.3V$	20	
C_{PD}	Capacitance (1)	Outputs Disabled	$C_L = 0pF, f = 10 MHz$	2.2	

Notes:

AC Electrical Characteristics (Over Operating Range, -40°C to +85°C)

	Parameters From To (Output)		$V_{CCA} = 5V \pm 0.5V,$ $V_{CCB} = 5V \pm 0.5V$ $C_L = 50pF, R_L = 500\Omega$		$V_{CCA} = 5V \pm 0.5V,$ $V_{CCB} = 2.7V \text{ to } 3.6V$ $C_L = 50\text{pF}, R_L = 500\Omega$		Units
Parameters							
			Min.	Max.	Min.	Max.	
$t_{ m PHL}$	A	В	1	6.1	1	6	
$t_{\rm PLH}$	A	Б	1	5.8	1	5.8]
t _{PHL}	В	A	1	6	1	6.1]
$t_{\rm PLH}$	D	A	1	6.2	1	6.2]
t_{PZL}	ŌĒ	A	1	8	1	8]
t_{PZH}	OE	A	1	7.1	1	7.1	╛
t_{PZL}	ŌĒ	В	1	8	1	8	ns
t_{PZH}		Б	1	8	1	7.8	
t_{PLZ}	ŌĒ	A	1	5.2	1	5.2]
t _{PHZ}	OE	A	1	4.9	1	4.9	╛
$t_{\rm PLZ}$	ŌĒ	В	1	5.2	1	5.4]
t _{PHZ}	OE .	В	1	4.9	1	5.4	╛
t _{SK(O)}	Output-t Ske	o-Output w ⁽¹⁾		1.5		1.5	

Notes:

1. Skew between any two outputs of the same device, switching in the same direction. Parameter guaranteed by design.

^{1.} C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle, C_{PD} is related to I_{CCD} dynamic operating current by the expression: $I_{CCD} = (C_{PD})(V_{CC})(f_{IN}) + (I_{CC} \text{ static})$



Power- Up Considerations

To avoid excessive supply current, bus contention or oscillation during power-up, the following guidelines should be followed:

- 1. Connect ground first before any supply voltage is applied.
- 2. Then Power up V_{CCA}, which is the control side of the device.
- 3. Ramp \overline{OE} ahead of or with V_{CCA} to help prevent bus contention
- 4. Ramp DIR with V_{CCA} if DIR high is needed (A bus to B bus). Otherwise keep DIR Low.

PARAMETER MEASUREMENT INFORMATION FOR A TO B PORT V_{CCA} =4.5V TO 5.5V and V_{CCB} = 2.7V to 3.6V




Figure 1. Load Circuit and Voltage Waveforms

Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.5 \text{ns}$, $t_F \le 2.5 \text{ns}$.
- The outputs are measured one at a time with one transition per measurement.

06-0214 6 PS8700B 06/05/06



PARAMETER MEASUREMENT INFORMATION FOR B TO A V_{CCA} =4.5V TO 5.5V and V_{CCB} = 2.7V to 3.6V




Figure 3. Load Circuit and Voltage Waveforms

Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.5 \text{ns}$, $t_F \le 2.5 \text{ns}$.
- The outputs are measured one at a time with one transition per measurement.



PARAMETER MEASUREMENT INFORMATION FOR A TO B V_{CCA} =4.5V TO 5.5V and V_{CCB} = 4.5V to 5.5V




Figure 2. Load Circuit and Voltage Waveforms

Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.5 \text{ns}$, $t_F \le 2.5 \text{ns}$.
- The outputs are measured one at a time with one transition per measurement.

06-0214 8 PS8700B 06/05/06



PARAMETER MEASUREMENT INFORMATION FOR B TO A V_{CCA} =4.5V TO 5.5V and V_{CCB} = 4.5V to 5.5V




Figure 2. Load Circuit and Voltage Waveforms


Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.5 \text{ns}$, $t_F \le 2.5 \text{ns}$.
- The outputs are measured one at a time with one transition per measurement.


06-0214 9 PS8700B 06/05/06



Packaging Mechanical: 24-pin TSSOP (L)




Packaging Mechanical: 24-pin QSOP (Q)





Packaging Mechanical: 24-pin SOIC (S)



Ordering Information

Ordering Code	Package Code	Package Type
PI74LVCC4245AL	L	24-pin, 173-mil wide plastic TSSOP
PI74LVCC4245ALE	L	Pb-free & Green, 24-pin, 173-mil wide plastic TSSOP
PI74LVCC4245AQ	Q	24-pin, 150-mil wide plastic QSOP
PI74LVCC4245AS	S	24-pin, 300-mil wide plastic SOI
PI74LVCC4245ASE	S	Pb-free & Green, 24-pin, 300-mil wide plastic SOI

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free & Green
- Adding an X suffix = Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com