

SN74ALVC16601
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

JANUARY 1993

- Member of the Texas Instruments *Widebus™* Family
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident Wave Switching for Line Impedances of 50 Ω or Greater
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic 300-mil Shrink Small-Outline and Thin Shrink Small-Outline Packages

description

This 18-bit universal bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74ALVC16601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.


Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable ($\overline{CLKENAB}$ and $\overline{CLKENBA}$) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output enable \overline{OEAB} is active low. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , LEBA, CLKBA, and $\overline{CLKENBA}$.

The SN74ALVC16601 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16601 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1993, Texas Instruments Incorporated

SN74ALVC16601
 18-BIT UNIVERSAL BUS TRANSCEIVER
 WITH 3-STATE OUTPUTS
 JANUARY 1993

FUNCTION TABLE†

| INPUTS | | | | | OUTPUT |
|---------|------|------|-------|---|------------------|
| CLKENAB | OEAB | LEAB | CLKAB | A | B |
| X | H | X | X | X | Z |
| X | L | H | X | L | L |
| X | L | H | X | H | H |
| H | L | L | X | X | B ₀ ‡ |
| H | L | L | X | X | B ₀ ‡ |
| L | L | L | ↑ | L | L |
| L | L | L | ↑ | H | H |
| L | L | L | L | X | B ₀ ‡ |
| L | L | L | H | X | B ₀ § |

† A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.


‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

PRODUCT PREVIEW



logic diagram (positive logic)



PRODUCT PREVIEW

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| | |
|---|----------------------------|
| Supply voltage range, V_{CC} | -0.5 V to 4.6 V |
| Input voltage range, V_I (except I/O ports) (see Note 1) | -0.5 V to 4.6 V |
| Input voltage range, V_I (I/O ports) (see Notes 1 and 2) | -0.5 V to $V_{CC} + 0.5$ V |
| Output voltage range, V_O (see Notes 1 and 2) | -0.5 V to $V_{CC} + 0.5$ V |
| Input clamp current, I_{IK} ($V_I < 0$) | -50 mA |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) | ±50 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | ±50 mA |
| Continuous current through V_{CC} or GND pins | ±100 mA |
| Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package | 0.7 W |
| DL package | 1 W |
| Storage temperature range | -65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.

SN74ALVC16601
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

JANUARY 1993

recommended operating conditions (see Note 3)

| | | MIN | MAX | UNIT | |
|-----------------|------------------------------------|----------------------------------|-----------------|------|----|
| V _{CC} | Supply voltage | 2.7 | 3.6 | V | |
| V _{IH} | High-level input voltage | V _{CC} = 2.7 V to 3.6 V | | 2 | V |
| V _{IL} | Low-level input voltage | V _{CC} = 2.7 V to 3.6 V | | 0.8 | V |
| V _I | Input voltage | 0 | V _{CC} | V | |
| V _O | Output voltage | 0 | V _{CC} | V | |
| I _{OH} | High-level output current | V _{CC} = 2.7 V | | -12 | mA |
| | | V _{CC} = 3 V | | -24† | |
| I _{OL} | Low-level output current | V _{CC} = 2.7 V | | 12 | mA |
| | | V _{CC} = 3 V | | 24† | |
| Δt/Δv | Input transition rise or fall rate | 0 | 10 | ns/V | |
| T _A | Operating free-air temperature | -40 | 85 | °C | |

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

† Current duty cycle ≤ 50%, f ≥ 1 kHz

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | V _{CC} ‡ | MIN | TYP | MAX | UNIT |
|-------------------|----------------|--|-------------------|-----------------------|-----|------|------|
| V _{IK} | | I _I = -18 mA | 2.7 V | | | -1.2 | V |
| V _{OH} | | I _{OH} = -100 μA | MIN to MAX | V _{CC} - 0.2 | | | V |
| | | I _{OH} = -12 mA | 2.7 V | 2.2 | | | |
| | | | 3 V | 2.4 | | | |
| | | I _{OH} = -24 mA | 3 V | 2 | | | |
| V _{OL} | | I _{OL} = 100 μA | MIN to MAX | | | 0.2 | V |
| | | I _{OL} = 12 mA | 2.7 V | | | 0.4 | |
| | | | 3 V | | | 0.55 | |
| | | I _{OL} = 24 mA | 3 V | | | | |
| I _I | | V _I = V _{CC} or GND | 3.6 V | | | ±5 | μA |
| I _{OZ} § | | V _O = V _{CC} or GND | 3.6 V | | | ±10 | μA |
| I _{CC} | | V _I = V _{CC} or GND, I _O = 0 | 3.6 V | | | 20 | μA |
| ΔI _{CC} | | V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND | | | | 500 | μA |
| C _i | Control inputs | V _I = V _{CC} or GND | 3.3 V | | TBD | | pF |
| C _{io} | A or B ports | V _O = V _{CC} or GND | 3.3 V | | TBD | | pF |

‡ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW

