January 1993



Quad, Low-Power Video Buffer



APPLICATIONS:

- video crosspoint switch driver
- · video distribution buffers
- video switching buffers
- video signal multiplexing
- instrumentaion amps
- active filters

DESCRIPTION:

The CLC114 is a high-performance, closed-loop quad buffer intended for power sensitive applications. Requiring only 30mW of quiescent power dissipation per channel (\pm 5V supplies), the CLC114 offers a small signal bandwidth of 200MHz (0.5V_{pp}) and a slew rate of 450V/ μ s.

Designed specifically for high density crosspoint switch and analog multiplexer applications, the CLC114 offers excellent linearity and wide channel isolation (62dB @ 10MHz). Driving a typical crosspoint switch load, the CLC114 offers differential gain and phase performance of 0.08% and 0.1%; gain flatness through 30MHz is typically 0.1dB.

With its patented closed-loop topology, the CLC114 has significant performance advantages over conventional open-loop designs. Applications requiring low output impedance and true unity gain stability through very high frequencies (active filters, dynamic load buffering, etc.) will benefit from the CLC114's superior performance.


Constructed using an advanced, complementary bipolar process and Comlinear's proven high-speed architectures, the CLC114 is available in several versions to meet a variety of requirements.


CLC114 AJP -40°C to +85°C 14-pin plastic DIP CLC114 AJE -40°C to +85°C 14-pin plastic SOIC CLC114 AIB -40°C to +85°C 14-pin hermetic CERDIP CLC114 A8B -55°C to +125°C 14-pin hermetic CERDIP, MIL-STD-883, Level B CLC114 ALC -55°C to +125°C dice CLC114 AMC -55°C to +125°C dice qualified to Method 5008, MIL-STD-883, Level B

Contact factory for other packages. DESC SMD number 5962-92339

FEATURES (typical):

- closed-loop, quad buffer
- 200MHz small-signal bandwidth
- 450V/μs slew rate
- low power, 30mW per channel (\pm 5V supplies)
- 62dB channel isolation (10MHz)
- specified for crosspoint switch loads





Comlinear Corporation • 4800 Wheaton Drive, Fort Collins, CO 80525 • (303) 226-0500 • FAX (303) 226-0564

PARAMETERS	CONDITIONS	TYP	MAX & MIN RATINGS			UNITS	SYMBOL
Ambient Temperature	CLC114AI/AJ	+25°C	-40°C	+25°C	+85°C		
Ambient Temperature	CLC114A8/AL/AM	+25°C	−55°C	+25℃	+125°C		
FREQUENCY DOMAIN RESPONSE							
†-3dB bandwidth	V_{out} <0.5 V_{pp} V_{out} <2 V_{pp}	200 95	>135 >70	>135 >70	>120 >70	MHz MHz	SSBW LSBW
gain flatness ¹ † peaking	V _{out} <0.5V _{pp} DC to 30MHz	0.0	<0.3	<0.2	<0.3	dB	GFPL
† peaking † peaking	30MHz to 200MHz	0.0	<0.3 <1.3	<0.2 <0.4	<0.3 <0.5	dB	GFPH
† rolloff	DC to 60MHz	0.1	<0.8	<0.8	<1.0	dB	GFR
crosstalk (all hostile)	10MHz	62	>58	>58	>60	dB	XT
TIME DOMAIN RESPONSE	.,,						
rise and fall time	0.5V step	1.8	<2.8	<2.8	<3.0	ns	TRS1
	2V step	5	<7	<7	<8	ns	TRS2
settling time to 0.1%	2V step	10	<15	<15	<20	ns	TS1
to 0.01% overshoot	2V step	20	<30 <15	<30	<40	ns	TS01
slew rate	0.5V step	3 450	>180	<10 >200	<15 >180	% V/μs	OS SR
DISTORTION AND NOISE RE	ESDONSE	 	1.00			V / pub	
t2nd harmonic distortion	2V _{pp} , 20MHz	-50	<-36	<-38	<-38	dBc	HD2
†3rd harmonic distortion	2V _{pp} , 20MHz	-58	<-50	<-50	<-45	dBc	HD3
equivalent noise input	грр		"				120
noise floor	>1MHz	-155	<-153	<-153	<-153	dBm _{1Hz}	SNF
STATIC, DC PERFORMANCE							1
small signal gain	100 Ω load	0.97	>0.95	>0.96	>0.96	V/V	GA
integral endpoint linearity	±1V, full scale	0.4	<1.0	<0.6	<0.5	%	ILIN
*output offset voltage		±0.5	< ±8.2	< ±5.0	< ±8.0	mV	VIO
average temperature coefficient		±9.0	< ± 40	I —_	<±30	μV/°C	DVIO
*input bias current	##! a ! a #	±1.0	< ± 10	<±5	<±4	μΑ	IBN
average temperature coefficient		±6.0	< ±62		< ± 25	nA/°C	DIBN
†power supply rejection ratio *supply current, total	no load, quiescent	56 12.0	>48 <17.0	>48 <16.5	>46 <16.0	dB mA	ICC
MISCELLANEOUS PERFORM	· · · · · · · · · · · · · · · · · · ·	1	17.0	×10.5	×10.0	IIIA	+
input resistance	IANCE	1.5	>0.3	>1.0	>2.0	мΩ	RIN
input capacitance		1.8	<3.5	<3.0	<3.5	pF	CIN
output impedance	DC	2.5	<5.0	<3.5	<3.5 <3.5	Ω	RO
output voltage range	no load	±4.0	>±3.6	>±3.8	>±3.8	ΙŸ	lvo
output current		25	>12	>20	>25	mA	io

PARAMETERS	CONDITIONS	TYP	UNITS	
gain flatness V _{out} <2V _{pp} V _{out} <2V _{pp} differential gain differential phase 2™ harmonic distortion	DC to 5MHz DC to 30MHz 3.58 & 4.43MHz 3.58 & 4.43MHz 5MHz, 2V _{pp}	± 0.02 ± 0.1 0.08 0.1 - 60	dB dB % odBc	Test Load 8Ω 8Ω V _{out}
3rd harmonic distortion	30MHz, 2V _{pp} 30MHz, 2V _{pp} 5MHz, 2V _{pp}	- 43 - 58	dBc dBc	5pF \(\frac{1}{2}\) 5pF \(\frac{1}{2}\) 5pF \(\frac{1}{2}\) 5pF \(\frac{1}{2}\) 5pF \(\frac{1}{2}\) 5pF \(\frac{1}{2}\) 3pF \(\frac{1}2\) 3pF \(\frac{1}{2}\) 3pF \(\frac{1}2\) 3
crosstalk (all hostile)	30MHz, 2Ѷ _{pp} 5MHz 10MHz	- 43 58 54	dBc dB dB	
	30MHz	42	dB	

V_{cc}		±7V	NOTES:		
lout	output is short circuit protect		*	AI,AJ	100% teste
	ground, but maximum reliabi	ility will be	t	AJ	Sample tes
	maintained if Iout does not ex	ceed 35mA	t	ΑI	100% teste
input v	oltage	$\pm V_{cc}$	*	A8	100% teste
maxim	um junction temperature	+175°C	†	A8	100% teste
operati	ng temperature range		* /	AL, AM	100% wafe
	AJ/Al: -40°C to + 85°C				specificatio
	A8/AM/AL:	-55°C to + 125°C			•
storage	e temperature range	-65°C to + 150°C	not	e 1:	Gain flatne

100% tested at +25°C, sample at +85°C.

Sample tested at +25°C. ΑJ

100% tested at +25°C. ΑI

8A


100% tested at +25°C, -55°C, +125°C. 100% tested at +25°C, sample at -55°C, +125°C. **A8** AL, AM 100% wafer probe tested at +25°C to +25°C

specifications.

Gain flatness tests are performed from 0.1MHz.

lead temperature (soldering 10 sec)

+300°C



Operation

The CLC114 is a quad, low-power, high-speed, unity-gain buffer. The closed loop topology provides accuracy not found in open loop designs. The input stage incorporates a slew-enhancement circuit which allows low quiescent power without sacrificing ac performance.

PC Board Layout and Crosstalk

High frequency devices demand a good printed circuit board layout for optimum performance. The CLC114, with power gain to 200 MHz, is no exception. A ground plane and power supply bypassing with good high-frequency ceramic capacitors in close proximity to the supply pins is essential. Second harmonic distortion can be improved by ensuring equal current return paths for both the positive and the negative supplies. This can be accomplished by grounding the bypass capacitors at the same point in the ground plane while keeping the power supply side of the bypass capacitors within 0.1" of the CLC114 supply pins.

Crosstalk (undesired signal coupling between buffer channels) is strongly dependent on board layout. Closely spaced signal traces on the circuit board will degrade crosstalk due to intertrace capacitance. For this reason it is recommended that unused package pins (2, 4, 6, 11) be connected to the ground plane for better channel isolation at the device pins. Similarly, crosstalk can be improved by using a grounded guard trace between signal traces. This will reduce the distributed capacitance between signal lines.

Following are two graphs depicting the effects of crosstalk. All-hostile crosstalk is measured by driving three of the four buffers simultaneously while observing the fourth, undriven, channel. Figure 2, "All-Hostile Crosstalk Isolation", shows this effect as a function of input signal frequency. $R_{\rm L}$ is the resistive load for each driven channel. Figure 3, "Most Susceptible Channel-to-Channel Pulse Coupling", describes one effect of crosstalk when one channel is driven with a 2Vpp step (tr = 5ns) while the output of the undriven channel is measured. From Figure 2 it can be observed that crosstalk decreases as the signal frequency is reduced. Similarly, the pulse coupling crosstalk will decrease as the rise time increases.

Evaluation Board

An evaluation board for the CLC114 is available. This board may be ordered as part #730023.

Unused Buffers

It is recommended that the inputs of any unused buffers be tied to ground through 50Ω resistors.

Differential Gain and Phase

The CLC114 was designed to minimize differential gain and phase errors when driving the distributed capacitance of a video crosspoint switch. Refer to the section "Performance Driving a Crosspoint Switch" for typical values.




Figure 1: Recommended Circuit





Figure 2: All-Hostile Crosstalk Isolation



Time (50ns/div)

Figure 3: Most Susceptible Channel-to-Channel Pulse Coupling