

# 8Mb NtRAM™ Specification

**100 TQFP with Pb & Pb-Free**  
**(RoHS compliant)**

**INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.**

**NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,**

**TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED**

**ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.**

1. For updates or additional information about Samsung products, contact your nearest Samsung office.
2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

\* Samsung Electronics reserves the right to change products or specification without notice.

**Document Title**

**256Kx36 & 512Kx18-Bit Pipelined NtRAM™**

**Revision History**

<u>Rev. No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	1. Initial document.	May. 18. 2001	Preliminary
0.1	1. Add x32 org part and industrial temperature part	Aug. 11. 2001	Preliminary
0.2	1. change scan order(1) form 4T to 6T at 119BGA(x18)	Aug. 28. 2001	Preliminary
1.0	1. Final spec release 2. Change ISB2 form 50mA to 60mA	Nov. 16. 2001	Final
2.0	1. Remove tCYC 225MHz(-22)	April. 01. 2002	Final
2.1	1. Delete 119BGA package	April. 04. 2003	Final
3.0	1. Remove x32 organization 2. Remove -20 speed bin	Nov. 17. 2003	Final
4.0	1. Add the overshoot timing	Feb. 16. 2006	Final
5.0	1. Change ordering information	Apr. 03. 2006	Final

---

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

---

**8Mb NtRAM (Pipelined) Ordering Information**

Org.	VDD (V)	Speed (ns)	Access Time (ns)	Part Number	RoHS Avail.
512Kx18	3.3	4.0	2.6	K7N801809B-P(Q) <sup>1</sup> C(I) <sup>2</sup> 25	√
256Kx36	3.3	4.0	2.6	K7N803609B-P(Q) <sup>1</sup> C(I) <sup>2</sup> 25	√

Note 1. P(Q) [Package type] : P-Pb Free, Q-Pb  
2. C(I) [Operating Temperature] : C-Commercial, I-Industrial

**256Kx36 & 512Kx18-Bit Pipelined NtRAM™**

**FEATURES**

- 3.3V+0.165V/-0.165V Power Supply.
- I/O Supply Voltage 3.3V+0.165V/-0.165V for 3.3V I/O or 2.5V+0.4V/-0.125V for 2.5V I/O.
- Byte Writable Function.
- Enable clock and suspend operation.
- Single READ/WRITE control pin.
- Self-Timed Write Cycle.
- Three Chip Enable for simple depth expansion with no data contention.
- A interleaved burst or a linear burst mode.
- Asynchronous output enable control.
- Power Down mode.
- 100-TQFP-1420A
- Operating in commercial and industrial temperature range.

**FAST ACCESS TIMES**

PARAMETER	Symbol	-25	Unit
Cycle Time	tCYC	4.0	ns
Clock Access Time	tCD	2.6	ns
Output Enable Access Time	tOE	2.6	ns

**GENERAL DESCRIPTION**

The K7N803609B and K7N801809B are 9,437,184 bits Synchronous Static SRAMs.

The NtRAM™, or No Turnaround Random Access Memory utilizes all the bandwidth in any combination of operating cycles.

Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock.

Burst order control must be tied "High or Low".

Asynchronous inputs include the sleep mode enable(ZZ).

Output Enable controls the outputs at any given time.


Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation

and provides increased timing flexibility for incoming signals.


For read cycles, pipelined SRAM output data is temporarily stored by an edge triggered output register and then released to the output buffers at the next rising edge of clock.

The K7N803609B and K7N801809B are implemented with SAMSUNG's high performance CMOS technology and is available in 100pin TQFP and Multiple power and ground pins minimize ground bounce.

**LOGIC BLOCK DIAGRAM**



**PIN CONFIGURATION(TOP VIEW)**




**PIN NAME**

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A17	Address Inputs	32,33,34,35,36,37,44 45,46,47,48,49,50,81 82,83,99,100	VDD	Power Supply(+3.3V)	14,15,16,41,65,66,91
			Vss	Ground	17,40,67,90
			N.C.	No Connect	38,39,42,43,84
ADV	Address Advance/Load	85	DQa0~a7	Data Inputs/Outputs	52,53,56,57,58,59,62,63
WE	Read/Write Control Input	88	DQb0~b7		68,69,72,73,74,75,78,79
CLK	Clock	89	DQc0~c7		2,3,6,7,8,9,12,13
CKE	Clock Enable	87	DQd0~d7		18,19,22,23,24,25,28,29
CS1	Chip Select	98	DQPa~Pd		51,80,1,30
CS2	Chip Select	97			
CS2	Chip Select	92			
BWx(x=a,b,c,d)	Byte Write Inputs	93,94,95,96	VDDQ	Output Power Supply (3.3V or 2.5V)	4,11,20,27,54,61,70,77
OE	Output Enable	86	VSSQ	Output Ground	5,10,21,26,55,60,71,76
ZZ	Power Sleep Mode	64			
LBO	Burst Mode Control	31			

**Notes :** 1. The pin 84 is reserved for address bit for the 16Mb NtRAM.  
 2. A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

**PIN CONFIGURATION(TOP VIEW)**



**PIN NAME**

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A18	Address Inputs	32,33,34,35,36,37,44 45,46,47,48,49,50,80 81,82,83,99,100	VDD	Power Supply(+3.3V)	14,15,16,41,65,66,91
			VSS	Ground	17,40,67,90
			N.C.	No Connect	1,2,3,6,7,25,28,29,30, 38,39,42,43,51,52,53, 56,57,75,78,79,84,95,96
ADV	Address Advance/Load	85			
WE	Read/Write Control Input	88	DQa0~a8	Data Inputs/Outputs	58,59,62,63,68,69,72,73,74
CLK	Clock	89	DQb0~b8		8,9,12,13,18,19,22,23,24
CKE	Clock Enable	87			
CS1	Chip Select	98	VDDQ	Output Power Supply (3.3V or 2.5V)	4,11,20,27,54,61,70,77
CS2	Chip Select	97	VSSQ	Output Ground	5,10,21,26,55,60,71,76
CS2	Chip Select	92			
BWx(x=a,b)	Byte Write Inputs	93,94			
OE	Output Enable	86			
ZZ	Power Sleep Mode	64			
LBO	Burst Mode Control	31			

**Notes :** 1. The pin 84 is reserved for address bit for the 16Mb NtRAM.  
 2. A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

**FUNCTION DESCRIPTION**

The K7N803609B and K7N801809B is NtRAM™ designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa.

All inputs (with the exception of OE, LBO and ZZ) are synchronized to rising clock edges.

All read, write and deselect cycles are initiated by the ADV input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV). ADV should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable(CKE) pin allows the operation of the chip to be suspended as long as necessary. When CKE is high, all synchronous inputs are ignored and the internal device registers will hold their previous values.

NtRAM™ latches external address and initiates a cycle, when CKE, ADV are driven to low and all three chip enables(CS1, CS2, CS2) are active .

Output Enable(OE) can be used to disable the output at any given time.

Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register, CKE is driven low, all three chip enables(CS1, CS2, CS2) are active, the write enable input signals WE are driven high, and ADV driven low. The internal array is read between the first rising edge and the second rising edge of the clock and the data is latched in the output register. At the second clock edge the data is driven out of the SRAM. Also during read operation OE must be driven low for the device to drive out the requested data.

Write operation occurs when WE is driven low at the rising edge of the clock. BW[d:a] can be used for byte write operation. The pipelined NtRAM™ uses a late-late write cycle to utilize 100% of the bandwidth.

At the first rising edge of the clock, WE and address are registered, and the data associated with that address is required two cycle later.

Subsequent addresses are generated by ADV High for the burst access as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion.

The burst sequence is determined by the state of the LBO pin. When this pin is low, linear burst sequence is selected.

And when this pin is high, Interleaved burst sequence is selected.

During normal operation, ZZ must be driven low. When ZZ is driven high, the SRAM will enter a Power Sleep Mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2 cycles of wake up time.

**BURST SEQUENCE TABLE**

(Interleaved Burst, LBO=High)


LBO PIN	HIGH	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
	First Address	0	0	0	1	1	0	1	1
	↓	0	1	0	0	1	1	1	0
	↓	1	0	1	1	0	0	0	1
	Fourth Address	1	1	1	0	0	1	0	0

(Linear Burst, LBO=Low)

LBO PIN	LOW	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
	First Address	0	0	0	1	1	0	1	1
	↓	0	1	1	0	1	1	0	0
	↓	1	0	1	1	0	0	0	1
	Fourth Address	1	1	0	0	0	1	1	0

**Note** : 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.

STATE DIAGRAM FOR NtRAM™



COMMAND	ACTION
DS	DESELECT
READ	BEGIN READ
WRITE	BEGIN WRITE
BURST	BEGIN READ BEGIN WRITE CONTINUE DESELECT

Notes : 1. An IGNORE CLOCK EDGE cycle is not shown in the above diagram. This is because CKE HIGH only blocks the clock(CLK) input and does not change the state of the device.  
2. States change on the rising edge of the clock(CLK)



**TRUTH TABLES**

**SYNCHRONOUS TRUTH TABLE**

$\overline{CS}_1$	$\overline{CS}_2$	$\overline{CS}_2$	ADV	$\overline{WE}$	$\overline{BW}_x$	$\overline{OE}$	$\overline{CKE}$	CLK	ADDRESS ACCESSED	OPERATION
H	X	X	L	X	X	X	L	↑	N/A	Not Selected
X	L	X	L	X	X	X	L	↑	N/A	Not Selected
X	X	H	L	X	X	X	L	↑	N/A	Not Selected
X	X	X	H	X	X	X	L	↑	N/A	Not Selected Continue
L	H	L	L	H	X	L	L	↑	External Address	Begin Burst Read Cycle
X	X	X	H	X	X	L	L	↑	Next Address	Continue Burst Read Cycle
L	H	L	L	H	X	H	L	↑	External Address	NOP/Dummy Read
X	X	X	H	X	X	H	L	↑	Next Address	Dummy Read
L	H	L	L	L	L	X	L	↑	External Address	Begin Burst Write Cycle
X	X	X	H	X	L	X	L	↑	Next Address	Continue Burst Write Cycle
L	H	L	L	L	H	X	L	↑	N/A	NOP/Write Abort
X	X	X	H	X	H	X	L	↑	Next Address	Write Abort
X	X	X	X	X	X	X	H	↑	Current Address	Ignore Clock

- Notes :** 1. X means "Don't Care". 2. The rising edge of clock is symbolized by (↑).  
3. A continue deselect cycle can only be entered if a deselect cycle is executed first.  
4.  $\overline{WRITE} = L$  means Write operation in WRITE TRUTH TABLE.  
 $\overline{WRITE} = H$  means Read operation in WRITE TRUTH TABLE.  
5. Operation finally depends on status of asynchronous input pins(ZZ and  $\overline{OE}$ ).

**WRITE TRUTH TABLE<sub>(x36)</sub>**

$\overline{WE}$	$\overline{BW}_a$	$\overline{BW}_b$	$\overline{BW}_c$	$\overline{BW}_d$	OPERATION
H	X	X	X	X	READ
L	L	H	H	H	WRITE BYTE a
L	H	L	H	H	WRITE BYTE b
L	H	H	L	H	WRITE BYTE c
L	H	H	H	L	WRITE BYTE d
L	L	L	L	L	WRITE ALL BYTES
L	H	H	H	H	WRITE ABORT/NOP

- Notes :** 1. X means "Don't Care".  
2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).

**ASYNCHRONOUS TRUTH TABLE**

Operation	ZZ	$\overline{OE}$	I/O STATUS
Sleep Mode	H	X	High-Z
Read	L	L	DQ
	L	H	High-Z
Write	L	X	Din, High-Z
Deselected	L	X	High-Z

**Notes**

1. X means "Don't Care".
2. Sleep Mode means power Sleep Mode of which stand-by current does not depend on cycle time.
3. Deselected means power Sleep Mode of which stand-by current depends on cycle time.

**ABSOLUTE MAXIMUM RATINGS\***

PARAMETER	SYMBOL	RATING	UNIT	
Voltage on VDD Supply Relative to Vss	VDD	-0.3 to 4.6	V	
Voltage on Any Other Pin Relative to Vss	VIN	-0.3 to VDD+0.3	V	
Power Dissipation	Pd	1.6	W	
Storage Temperature	TSTG	-65 to 150	°C	
Operating Temperature	Commercial	TOPR	0 to 70	°C
	Industrial	TOPR	-40 to 85	°C
Storage Temperature Range Under Bias	TBIAS	-10 to 85	°C	

\*Notes : Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**OPERATING CONDITIONS at 3.3V I/O (0°C ≤ TA ≤ 70°C)**

PARAMETER	SYMBOL	MIN	Typ.	MAX	UNIT
Supply Voltage	VDD	3.135	3.3	3.465	V
	VDDQ	3.135	3.3	3.465	V
Ground	VSS	0	0	0	V

\* The above parameters are also guaranteed at industrial temperature range.

**OPERATING CONDITIONS at 2.5V I/O (0°C ≤ TA ≤ 70°C)**

PARAMETER	SYMBOL	MIN	Typ.	MAX	UNIT
Supply Voltage	VDD	3.135	3.3	3.465	V
	VDDQ	2.375	2.5	2.9	V
Ground	VSS	0	0	0	V

\* The above parameters are also guaranteed at industrial temperature range.

**CAPACITANCE\* (TA=25°C, f=1MHz)**

PARAMETER	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
Input Capacitance	CIN	VIN=0V	-	5	pF
Output Capacitance	COUT	VOUT=0V	-	7	pF


\*Note : Sampled not 100% tested.

**DC ELECTRICAL CHARACTERISTICS**( $V_{DD}=3.3V+0.165V/-0.165V$ ,  $T_A=0^{\circ}C$  to  $+70^{\circ}C$ )


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT	NOTES
Input Leakage Current(except ZZ)	I <sub>IL</sub>	$V_{DD}=\text{Max}$ ; $V_{IN}=V_{SS}$ to $V_{DD}$	-2	+2	μA	
Output Leakage Current	I <sub>OL</sub>	Output Disabled, $V_{out}=V_{SS}$ to $V_{DDQ}$	-2	+2	μA	
Operating Current	I <sub>CC</sub>	Device Selected , I <sub>OUT</sub> =0mA, $ZZ \leq V_{IL}$ , Cycle Time $\geq t_{CYC}$ Min	-25	-	470	mA 1,2
Standby Current	I <sub>SB</sub>	Device deselected, I <sub>OUT</sub> =0mA, $ZZ \leq V_{IL}$ , f=Max, All Inputs $\leq 0.2V$ or $\geq V_{DD}-0.2V$	-25	-	170	mA
	I <sub>SB1</sub>	Device deselected, I <sub>OUT</sub> =0mA, $ZZ \leq 0.2V$ , f=0, All Inputs=fixed ( $V_{DD}-0.2V$ or $0.2V$ )	-	-	100	mA
	I <sub>SB2</sub>	Device deselected, I <sub>OUT</sub> =0mA, $ZZ \geq V_{DD}-0.2V$ , f=Max, All Inputs $\leq V_{IL}$ or $\geq V_{IH}$	-	-	60	mA
Output Low Voltage(3.3V I/O)	V <sub>OL</sub>	I <sub>OL</sub> =8.0mA	-	0.4	V	
Output High Voltage(3.3V I/O)	V <sub>OH</sub>	I <sub>OH</sub> =-4.0mA	2.4	-	V	
Output Low Voltage(2.5V I/O)	V <sub>OL</sub>	I <sub>OL</sub> =1.0mA	-	0.4	V	
Output High Voltage(2.5V I/O)	V <sub>OH</sub>	I <sub>OH</sub> =-1.0mA	2.0	-	V	
Input Low Voltage(3.3V I/O)	V <sub>IL</sub>		-0.3*	0.8	V	
Input High Voltage(3.3V I/O)	V <sub>IH</sub>		2.0	$V_{DD}+0.3^{**}$	V	3
Input Low Voltage(2.5V I/O)	V <sub>IL</sub>		-0.3*	0.7	V	
Input High Voltage(2.5V I/O)	V <sub>IH</sub>		1.7	$V_{DD}+0.3^{**}$	V	3

- Notes :** 1. The above parameters are also guaranteed at industrial temperature range.  
 2. Reference AC Operating Conditions and Characteristics for input and timing.  
 3. Data states are all zero.  
 4. In Case of I/O Pins, the Max.  $V_{IH}=V_{DDQ}+0.3V$

**Overshoot Timing**



**Undershoot Timing**




**TEST CONDITIONS**

( $V_{DD}=3.3V+0.165V/-0.165V$ ,  $V_{DDQ}=3.3V+0.165V/-0.165V$  or  $V_{DD}=3.3V+0.165V/-0.165V$ ,  $V_{DDQ}=2.5V+0.4V/-0.125V$ ,  $T_A=0$  to  $70^{\circ}C$ )

Parameter	Value
Input Pulse Level(for 3.3V I/O)	0 to 3.0V
Input Pulse Level(for 2.5V I/O)	0 to 2.5V
Input Rise and Fall Time(Measured at 20% to 80% for 3.3V I/O)	1.0V/ns
Input Rise and Fall Time(Measured at 20% to 80% for 2.5V I/O)	1.0V/ns
Input and Output Timing Reference Levels for 3.3V I/O	1.5V
Input and Output Timing Reference Levels for 2.5V I/O	$V_{DDQ}/2$
Output Load	See Fig. 1

\* The above parameters are also guaranteed at industrial temperature range.



\* Including Scope and Jig Capacitance

**Fig. 1**

**AC TIMING CHARACTERISTICS**( $V_{DD}=3.3V+0.165V/-0.165V$ ,  $T_A=0$  to  $70^{\circ}C$ )

PARAMETER	SYMBOL	-25		UNIT
		MIN	MAX	
Cycle Time	t <sub>CYC</sub>	4.0	-	ns
Clock Access Time	t <sub>CD</sub>	-	2.6	ns
Output Enable to Data Valid	t <sub>OE</sub>	-	2.6	ns
Clock High to Output Low-Z	t <sub>LZC</sub>	0.8	-	ns
Output Hold from Clock High	t <sub>OH</sub>	0.8	-	ns
Output Enable Low to Output Low-Z	t <sub>LZOE</sub>	0	-	ns
Output Enable High to Output High-Z	t <sub>HZOE</sub>	-	2.6	ns
Clock High to Output High-Z	t <sub>HZC</sub>	-	2.6	ns
Clock High Pulse Width	t <sub>CH</sub>	1.7	-	ns
Clock Low Pulse Width	t <sub>CL</sub>	1.7	-	ns
Address Setup to Clock High	t <sub>AS</sub>	1.2	-	ns
$\overline{CKE}$ Setup to Clock High	t <sub>CES</sub>	1.2	-	ns
Data Setup to Clock High	t <sub>DS</sub>	1.2	-	ns
Write Setup to Clock High ( $\overline{WE}$ , $\overline{BWE}$ )	t <sub>WS</sub>	1.2	-	ns
Address Advance Setup to Clock High	t <sub>ADV<sub>S</sub></sub>	1.2	-	ns
Chip Select Setup to Clock High	t <sub>CSS</sub>	1.2	-	ns
Address Hold from Clock High	t <sub>AH</sub>	0.3	-	ns
$\overline{CKE}$ Hold from Clock High	t <sub>CEH</sub>	0.3	-	ns
Data Hold from Clock High	t <sub>DH</sub>	0.3	-	ns
Write Hold from Clock High ( $\overline{WE}$ , $\overline{BWE}$ )	t <sub>WH</sub>	0.3	-	ns
Address Advance Hold from Clock High	t <sub>ADV<sub>H</sub></sub>	0.3	-	ns
Chip Select Hold from Clock High	t <sub>CSH</sub>	0.3	-	ns
ZZ High to Power Down	t <sub>PDS</sub>	2	-	cycle
ZZ Low to Power Up	t <sub>PUS</sub>	2	-	cycle

**Notes :** 1. The above parameters are also guaranteed at industrial temperature range.  
2. All address inputs must meet the specified setup and hold times for all rising clock(CLK) edges when ADV is sampled low and  $\overline{CS}$  is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.  
3. Chip selects must be valid at each rising edge of CLK(when ADV is Low) to remain enabled.  
4. A write cycle is defined by  $\overline{WE}$  low having been registered into the device at ADV Low, A Read cycle is defined by  $\overline{WE}$  High with ADV Low, Both cases must meet setup and hold times.  
5. To avoid bus contention, At a given voltage and temperature t<sub>LZC</sub> is more than t<sub>HZC</sub>.  
The specs as shown do not imply bus contention because t<sub>LZC</sub> is a Min. parameter that is worst case at totally different test conditions (0°C,3.465V) than t<sub>HZC</sub>, which is a Max. parameter(worst case at 70°C,3.135V)  
It is not possible for two SRAMs on the same board to be at such different voltage and temperature.

**SLEEP MODE**

SLEEP MODE is a low current, power-down mode in which the device is deselected and current is reduced to  $I_{SB2}$ . The duration of SLEEP MODE is dictated by the length of time the ZZ is in a High state.

After entering SLEEP MODE, all inputs except ZZ become disabled and all outputs go to High-Z


The ZZ pin is an asynchronous, active high input that causes the device to enter SLEEP MODE.

When the ZZ pin becomes a logic High,  $I_{SB2}$  is guaranteed after the time  $t_{ZZ1}$  is met. Any operation pending when entering SLEEP MODE is not guaranteed to successful complete. Therefore, SLEEP MODE (READ or WRITE) must not be initiated until valid pending operations are completed. Similarly, when exiting SLEEP MODE during  $t_{PUS}$ , only a DESELECT or READ cycle should be given while the SRAM is transitioning out of SLEEP MODE.

**SLEEP MODE ELECTRICAL CHARACTERISTICS**


DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS
Current during SLEEP MODE	$ZZ \geq V_{IH}$	$I_{SB2}$		60	mA
ZZ active to input ignored		$t_{PDS}$	2		cycle
ZZ inactive to input sampled		$t_{PUS}$	2		cycle
ZZ active to SLEEP current		$t_{ZZ1}$		2	cycle
ZZ inactive to exit SLEEP current		$t_{RZZ1}$	0		

**SLEEP MODE WAVEFORM**



□ DON'T CARE


TIMING WAVEFORM OF READ CYCLE



□ Don't Care  
▣ Undefined

NOTES:  $\overline{WRITE} = L$  means  $\overline{WE} = L$ , and  $\overline{BWx} = L$   
 $\overline{CS} = L$  means  $\overline{CS1} = L$ ,  $\overline{CS2} = H$  and  $\overline{CS2} = L$   
 $\overline{CS} = H$  means  $\overline{CS1} = H$ , or  $\overline{CS1} = L$  and  $\overline{CS2} = H$ , or  $\overline{CS1} = L$ , and  $\overline{CS2} = L$


TIMING WAVEFORM OF WRTE CYCLE



□ Don't Care  
⊗ Undefined

NOTES:  $\overline{WRITE} = L$  means  $\overline{WE} = L$ , and  $\overline{BWx} = L$   
 $\overline{CS} = L$  means  $\overline{CS1} = L$ ,  $\overline{CS2} = H$  and  $\overline{CSx} = L$   
 $\overline{CS} = H$  means  $\overline{CS1} = H$ , or  $\overline{CS1} = L$  and  $\overline{CS2} = H$ , or  $\overline{CS1} = L$ , and  $\overline{CS2} = L$

TIMING WAVEFORM OF SINGLE READ/WRITE




□ Don't Care  
⊠ Undefined

NOTES:  $\overline{\text{WRITE}} = \text{L}$  means  $\overline{\text{WE}} = \text{L}$ , and  $\overline{\text{BWx}} = \text{L}$   
 $\overline{\text{CS}} = \text{L}$  means  $\overline{\text{CS1}} = \text{L}$ ,  $\overline{\text{CS2}} = \text{H}$  and  $\overline{\text{CS2}} = \text{L}$   
 $\overline{\text{CS}} = \text{H}$  means  $\overline{\text{CS1}} = \text{H}$ , or  $\overline{\text{CS1}} = \text{L}$  and  $\overline{\text{CS2}} = \text{H}$ , or  $\overline{\text{CS1}} = \text{L}$ , and  $\overline{\text{CS2}} = \text{L}$




TIMING WAVEFORM OF CKE OPERATION



□ Don't Care  
⊠ Undefined

NOTES : WRITE = L means WE = L, and BWx = L  
CS = L means CS1 = L, CS2 = H and CS2 = L  
CS = H means CS1 = H, or CS1 = L and CS2 = H, or CS1 = L, and CS2 = L

TIMING WAVEFORM OF  $\overline{\text{CS}}$  OPERATION



□ Don't Care  
⊗ Undefined

NOTES :  $\overline{\text{WRITE}} = \text{L}$  means  $\overline{\text{WE}} = \text{L}$ , and  $\overline{\text{BW}} = \text{L}$   
 $\overline{\text{CS}} = \text{L}$  means  $\overline{\text{CS}}_1 = \text{L}$ ,  $\overline{\text{CS}}_2 = \text{H}$  and  $\overline{\text{CS}}_2 = \text{L}$   
 $\overline{\text{CS}} = \text{H}$  means  $\overline{\text{CS}}_1 = \text{H}$ , or  $\overline{\text{CS}}_1 = \text{L}$  and  $\overline{\text{CS}}_2 = \text{H}$ , or  $\overline{\text{CS}}_1 = \text{L}$ , and  $\overline{\text{CS}}_2 = \text{L}$

PACKAGE DIMENSIONS

