SN54ABT16601, SN74ABT16601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54ABT16601 . . . WD PACKAGE SN74ABT16601 . . . DGG OR DL PACKAGE (TOP VIEW)

 $\overline{\mathbf{T}}$

.

SCBS210C - JUNE 1992 - REVISED JANUARY 1997

٠	Members of the Texas Instruments
	<i>Widebus</i> ™ Family

- State-of-the-Art *EPIC-*II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- UBT[™] (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 5 V, T_A = 25°C
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, clocked, and clock-enabled modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable OEAB is active low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16601 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT16601 is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright $\ensuremath{\textcircled{}}$ 1997, Texas Instruments Incorporated

OEAB	1	\cup	56	CLKENAB
	•			
LEAB	2		55	
A1 [B1
GND [53	GND
A2			52	B2
A3 [6		51	B3
V _{CC} [7		50] v _{cc}
A4 [8		49] B4
A5 [9		48] B5
A6 [10		47] B6
GND [11		46] GND
A7 [12		45] B7
A8 [13		44] B8
A9 [14		43] в9
A10 [15		42] B10
A11 [16		41] B11
A12 [17		40	B12
GND [18		39] GND
A13 [19		38] B13
A14 [20		37	B14
A15 [21		36	B15
V _{CC} [22		35] v _{cc}
A16 [23		34	B16
A17 [24		33	B17
GND [25		32	GND
A18 [31	B18
OEBA	27		30	CLKBA
LEBA [28		29	CLKENBA
	-		_	•

SN54ABT16601, SN74ABT16601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS210C – JUNE 1992 – REVISED JANUARY 1997

FUNCTION TABLE[†]


I ONCTION TABLE!											
	INPUTS										
CLKENAB	OEAB	LEAB	CLKAB	Α	В						
Х	Н	Х	Х	Х	Z						
Х	L	Н	Х	L	L						
Х	L	Н	Х	Н	н						
Н	L	L	Х	Х	в ₀ ‡ в ₀ ‡						
Н	L	L	Х	Х	в ₀ ‡						
L	L	L	\uparrow	L	L						
L	L	L	\uparrow	Н	н						
L	L	L	L	Х	в ₀ ‡						
L	L	L	Н	Х	в ₀ ‡ в ₀ §						

[†]A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

[‡] Output level before the indicated steady-state input conditions were established

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low





logic diagram (positive logic)

To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (except I/O ports) (see Note 1) Voltage range applied to any output in the high or power-off state, V _O Current into any output in the low state, I _O : SN54ABT16601 SN74ABT16601	–0.5 V to 7 V . –0.5 V to 5.5 V 96 mA
Input clamp current, I_{IK} (V _I < 0) Output clamp current, I_{OK} (V _O < 0)	–18 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package DL package DL package DL package Storage temperature range, T _{stg} DL package	81°C/W 74°C/W

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



SN54ABT16601, SN74ABT16601 **18-BIT UNIVERSAL BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS SCBS210C - JUNE 1992 - REVISED JANUARY 1997

recommended operating conditions (see Note 3)

			SN54AB1	16601	SN74AB1	Г16601	UNIT
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		0	VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CO	DITIONS	Т	A = 25°C	;	SN54AB	Г16601	SN74AB			
P/	ARAMETER	TEST CO	NUTIONS	MIN	түр†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V	
		V _{CC} = 4.5 V,	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
		V _{CC} = 5 V,	$I_{OH} = -3 \text{ mA}$	3			3		3		V	
VOH		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2				v	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
Ve		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v	
V _{hys}	-				100						mV	
ı.	Control inputs	V _{CC} = 5.5 V,	VI = VCC or GND			±1		±1		±1	μA	
A or B ports		VCC = 3.3 V,				±20**		±100		±20	μΛ	
loff		$V_{CC} = 0,$	V_I or $V_O \leq 4.5~V$			±100				±100	μA	
ICEX		$V_{CC} = 5.5 V,$ $V_{O} = 5.5 V$	Outputs high			50		50		50	μΑ	
10‡		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
IOZH [§]	Ì	V _{CC} = 5.5 V,	V _O = 2.7 V			10		10		10	μΑ	
IOZL§		V _{CC} = 5.5 V,	V _O = 0.5 V			-10		-10		-10	μA	
		V _{CC} = 5.5 V,	Outputs high		1.9	3		2		3		
ICC	A or B ports	$I_{O} = 0,$	Outputs low		28	36		35		36	mA	
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled		1.6	3		2		3		
AL. 9	T	V _{CC} = 5.5 V, One i	nput at 3.4 V,			50				50	μΑ	
∆ICC¶		Other inputs at VC	C or GND					1.5			mA	
Ci	Control inputs	V _I = 2.5 V or 0.5 V			3						pF	
Cio	A or B ports	$V_{O} = 2.5 \text{ V or } 0.5 \text{ V}$	/		9						pF	

* On products compliant to MIL-PRF-38535, this parameter does not apply.

** This limit applies only to the SN74ABT16601.

[†] All typical values are at V_{CC} = 5 V.

[‡]Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $\$ The parameters I_OZH and I_OZL include the input leakage current.

 \P This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN54ABT16601, SN74ABT16601 **18-BIT UNIVERSAL BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SCBS210C - JUNE 1992 - REVISED JANUARY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				SN54AB	Г16601	SN74AB1	16601	UNIT
				MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency			0	150	0	150	MHz
t Pulse dura	Pulse duration	LEAB or LEBA high		2.5		2.5		ns
t _w Pulse duration		CLKAB or CLKBA high or low	3		3		115	
		A before CLKAB↑ or B before CLKBA↑	4.6		4			
	Cotup time	A before LEAB↓ or B before LEBA↓		2.5		2.5		-
t _{su}	Setup time		CLK low	1.3		1		ns
		CLKEN before CLK [↑]	CLKEN before CLK [↑]			2.5		
		A after CLKAB [↑] or B after CLKBA [↑]		0.4		0		
t _h	Hold time	A after LEAB \downarrow or B after LEBA \downarrow	2.8		2		ns	
		CLKEN after CLK↑		0		0		

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(Tj	CC = 5 V A = 25°C	',	MIN	МАХ	UNIT
			MIN	TYP	MAX			
fmax			150	200		150		MHz
^t PLH	A or B	B or A	1.5	2.5	4.1	1	4.6	ns
^t PHL	AUB	BUIA	1.5	3.4	4.7	1	5.1	115
^t PLH	LEAB or LEBA	B or A	2	3.4	4.7	1	5.6	ns
^t PHL		BUIA	2	3.7	5	1	5.5	115
^t PLH	CLKAB or CLKBA	B or A	1.5	3.2	4.5	1	5.2	ns
^t PHL	CERAB OF CERBA	BUIA	1.5	3.2	4.4	1	5	115
^t PZH		B or A	2	4	5	1	5.7	-
tPZL	OEAB or OEBA	BUIA	2	4.2	5.6	1	6	ns
^t PHZ		B or A	2	4.5	5.8	1	6.8	-
tPLZ	OEAB or OEBA	BUTA	1.5	3.4	5.3	1	6.3	ns



SN54ABT16601, SN74ABT16601 **18-BIT UNIVERSAL BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS SCBS210C – JUNE 1992 – REVISED JANUARY 1997


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _C T	CC = 5 \ A = 25°C	l, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
fmax			150	200		150		MHz
^t PLH	A or B	B or A	1.5	2.5	3.6	1.5	4	ns
^t PHL	AUB	BUIA	1.5	3.4	4.7	1.5	4.9	115
^t PLH	LEAB or LEBA	B or A	2	3.4	4.7	2	5	ns
^t PHL		BUIA	2	3.7	5	2	5.2	115
^t PLH	CLKAB or CLKBA	B or A	1.5	3.2	4.5	1.5	4.7	ns
^t PHL	CERAB OF CERBA	B OF A	1.5	3.2	4.4	1.5	4.6	115
^t PZH		B or A	2	4	5	2	5.5	ns
^t PZL	OEAB or OEBA	BUIA	2	4.2	5.6	2	5.8	115
^t PHZ	OEAB or OEBA	B or A	2	4.5	5.4	2	6.2	ns
tPLZ	OEAB OF OEBA	BUIA	1.5	3.4	4.7	1.5	5.4	115



SN54ABT16601, SN74ABT16601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS210C - JUNE 1992 - REVISED JANUARY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $20 = 50 \Omega$, $t_f \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

Product Folder: SN54ABT16601, 18-Bit Universal Bus Transceivers With 3-State Outputs



 PRODUCT FOLDER | PRODUCT INFO:
 FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG |

 APPLICATION NOTES | USER GUIDES | BLOCK DIAGRAMS | MORE LITERATURE

PRODUCT SUPPORT: TRAINING

SN54ABT16601, 18-Bit Universal Bus Transceivers With 3-State Outputs DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54ABT16601	SN74ABT16601
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.5 to 5.5
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)		-32/64
No. of Outputs	18	18
Logic	True	True
Static Current		19.5
tpd max (ns)		4.9

FEATURES

Back to Top

- Members of the Texas Instruments WidebusTM Family
- State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation
- UBTTM (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical \hat{V}_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 5 V, T_A = 25°C
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

Widebus, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.

DESCRIPTION

▲Back to Top

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, clocked, and clock-enabled modes.

Data flow in each direction is controlled by output-enable (\overrightarrow{OEAB} and \overrightarrow{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable ($\overrightarrow{CLKENAB}$ and $\overrightarrow{CLKENBA}$) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable \overrightarrow{OEAB} is active low. When \overrightarrow{OEAB} is low, the outputs are active. When \overrightarrow{OEAB} is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16601 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16601 is characterized for operation from -40°C to 85°C.

TECHNICAL DOCUMENTS	▲ <u>Back to Top</u>
To view the following documents, Acrobat Reader 4.0 is r	equired.
To download a document to your hard drive, right-click o	n the link and choose 'Save'.
DATASHEET	Back to Top
Full datasheet in Acrobat PDF: <u>sn54abt16601.pdf</u> (122 K	B,Rev.C) (Updated: 01/01/1997)
APPLICATION NOTES	▲ <u>Back to Top</u>
View Application Notes for Digital Logic	
Advanced BiCMOS Technology (ABT) Logic Charact	terization Information (Rev. B) (SCBA008B - Updated: 06/01/1997)
Advanced BiCMOS Technology (ABT) Logic Enables	S Optimal System Design (Rev. A) (SCBA001A - Updated: 03/01/1997)
Bus-Interface Devices With Output-Damping Resis	tors Or Reduced-Drive Outputs (Rev. A) (SCBA012A - Updated: 08/01/1997)
Designing With Logic (Rev. C) (SDYA009C - Update	d: 06/01/1997)
Evaluation of Nickel/Palladium/Gold-Finished Surfa	ce-Mount Integrated Circuits (SZZA026 - Updated: 06/20/2001)
Family of Curves Demonstrating Output Skews for	Advanced BiCMOS Devices (Rev. A) (SCBA006A - Updated: 12/01/1996)
Implications of Slow or Floating CMOS Inputs (Rev	<u>. C)</u> (SCBA004C - Updated: 02/01/1998)
 Input and Output Characteristics of Digital Integra 	ted Circuits (SDYA010 - Updated: 10/01/1996)
 Live Insertion (SDYA012 - Updated: 10/01/1996) 	
 Power-Up 3-State (PU3S) Circuits in TI Standard L 	ogic Devices (SZZA033 - Updated: 05/10/2002)
Quad Flatpack No-Lead Logic Packages (Rev. C) (Section 2)	
 <u>TI IBIS File Creation</u>, Validation, and Distribution F 	<u>Processes</u> (SZZA034 - Updated: 08/29/2002)
 <u>Understanding Advanced Bus-Interface Products D</u> 	esign Guide (SCAA029, 253 KB - Updated: 05/01/1996)
 <u>Understanding and Interpreting Texas Instruments</u> 	s Standard-Logic Products Data Sh (Rev. A) (SZZA036A - Updated: 02/27/200
MORE LITERATURE	▲Back to Top

- Enhanced Plastic Portfolio Brochure (SGZB004, 387 KB Updated: 08/19/2002)
- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- Military Brief (SGYN138, 803 KB Updated: 10/10/2000)
- Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet (Rev. A) (SDYZ001A, 138 KB Updated: 07/01/1996)
- Palladium Lead Finish User's Manual (SDYV001, 2041 KB Updated: 11/01/1996)
- QML Class V Space Products Military Brief (Rev. A) (SGZN001A, 257 KB Updated: 10/07/2002)

USER GUIDES

Back to Top

• LOGIC Pocket Data Book (SCYD013, 4837 KB - Updated: 12/05/2002)

BLOCK DIAGRAMS

Back to Top

02/27/2003)

- Electro-Optics
- Radar
- Target Detection Recognition

Product Folder: SN54ABT16601, 18-Bit Universal Bus Transceivers With 3-State Outputs

DEVICE INFORMATION Updated Daily						TI INVENTORY STATUS As Of 09:00 AM GMT, 17 Apr 2003			REPORTED DISTRIBUTOR INVENTORY As Of 09:00 AM GMT, 17 Apr 2003				
ORDERABLE DEVICE	<u>STATUS</u>	<u>PACKAGE</u> <u>TYPE PINS</u>	<u>TEMP (°C)</u>	<u>DSCC</u> <u>NUMBER</u>	<u>PRODUCT</u> <u>CONTENT</u>	<u>BUDGETARY</u> <u>PRICING</u> QTY \$US	<u>STD</u> <u>PACK</u> <u>QTY</u>	IN STOCK	<u>IN PROGRESS</u> QTY DATE	<u>LEAD TIME</u>	DISTRIBUTOR COMPANY REGION	<u>IN STOCK</u>	PURCHASE
5962-9467101QXA	ACTIVE	<u>CFP</u> (WD) 56	-55 TO 125		View Contents	1KU 24.14	1	<u>89</u> *	>10k 20 May	8 WKS	None Reported <u>View Distributors</u>		
SNJ54ABT16601WD	ACTIVE	<u>CFP</u> (WD) 56	-55 TO 125	5962- 9467101QXA	View Contents	1KU 24.14	1	<u>31</u> *	>10k 20 May	8 WKS	None Reported <u>View Distributors</u>		

 Table Data Updated on: 4/17/2003

Products | Applications | Support | my.TI

TEXAS INSTRUMENTS © Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved. Trademarks | Privacy Policy | Terms of Use