



HD74LS160 • Synchronous Decade Counters (direct clear)

This synchronous decade counter features an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform. This counter is fully programmable; that is, the output may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. Low-to-high transitions at the load input of this device should be avoided when the clock is low if the enable inputs are high at or before the transition. The clear function is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs. The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function is two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q_A output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low-level transitions at the enable P or T inputs should occur only when the clock input is high.


■ PIN ARRANGEMENT



■ BLOCK DIAGRAM



■ TYPICAL CLEAR, PRESET, AND INHIBIT SEQUENCE



■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Clock frequency	f_{clock}	0	—	25	MHz
Clock pulse width	$t_{w(clock)}$	25	—	—	ns
Clear pulse width	$t_{w(clear)}$	20	—	—	ns
Setup time	A, B, C, D	20	—	—	ns
	Enable P, T	20	—	—	
	Load	20	—	—	
Hold time	t_h	5	—	—	ns

ELECTRICAL CHARACTERISTICS ($T_a = -20 \sim +75^\circ\text{C}$)

Item		Symbol	Test Conditions	min	typ*	max	Unit	
Input voltage		V_{IH}		2.0	—	—	V	
		V_{IL}		—	—	0.8	V	
Output voltage		V_{OH}	$V_{CC}=4.75\text{V}$, $V_{IH}=2\text{V}$, $V_{IL}=0.8\text{V}$, $I_{OH}=-400\mu\text{A}$	2.7	—	—	V	
		V_{OL}	$V_{CC}=4.75\text{V}$, $V_{IH}=2\text{V}$, $V_{IL}=0.8\text{V}$	$I_{OL}=4\text{mA}$	—	—	0.4	V
				$I_{OL}=8\text{mA}$	—	—	0.5	
Input current	Data, Enable P	I_{IH}	$V_{CC}=5.25\text{V}$, $V_I=2.7\text{V}$	—	—	20	μA	
	Load, Clock, Enable T			—	—	40		
	Clear			—	—	20		
	Data, Enable P	I_{IL}	$V_{CC}=5.25\text{V}$, $V_I=0.4\text{V}$	—	—	-0.4	mA	
	Load, Clock, Enable T			—	—	-0.8		
	Clear			—	—	-0.4		
	Data, Enable P	I_I	$V_{CC}=5.25\text{V}$, $V_I=7\text{V}$	—	—	0.1	mA	
	Load, Clock, Enable T			—	—	0.2		
	Clear			—	—	0.1		
Short-circuit output current	I_{OS}	$V_{CC}=5.25\text{V}$	-20	—	-100	mA		
Supply current **		I_{CCH}	$V_{CC}=5.25\text{V}$	—	18	31	mA	
		I_{CCL}	$V_{CC}=5.25\text{V}$	—	19	32	mA	
Input clamp voltage		V_{IK}	$V_{CC}=4.75\text{V}$, $I_{IN}=-18\text{mA}$	—	—	-1.5	V	

* $V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$

** I_{CCH} is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open.

I_{CCL} is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.


SWITCHING CHARACTERISTICS ($V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$)

Item	Symbol	Inputs	Outputs	Test Conditions	min	typ	max	Unit
Maximum clock frequency	f_{max}	Clock	$Q_A \sim Q_D$	$C_L = 15\text{pF}$, $R_L = 2\text{k}\Omega$	25	32	—	MHz
Propagation delay time	t_{PLH}	Clock	Ripple		—	20	35	ns
	t_{PHL}		Carry		—	18	35	ns
	t_{PLH}	Clock (Load="H")	$Q_A \sim Q_D$		—	13	24	ns
	t_{PHL}		$Q_A \sim Q_D$		—	18	27	ns
	t_{PLH}	Clock (Load="L")	$Q_A \sim Q_D$		—	13	24	ns
	t_{PHL}		$Q_A \sim Q_D$		—	18	27	ns
	t_{PLH}	Enable T	Ripple		—	9	14	ns
	t_{PHL}		Carry		—	9	14	ns
	t_{PHL}	Clear	$Q_A \sim Q_D$		—	20	28	ns

HD74LS160


TESTING METHOD

1) Test Circuit



Notes) 1. C_L includes probe and jig capacitance.
2. All diodes are 1S2074 (H).

TIMING METHOD




2) Testing Table

Item	From input to output	Inputs				Outputs									
		Clear	Load	Enable		Clock	Data				QA	QB	QC	QD	Ripple Carry
		P	T	A	B		C	D							
f_{max}		4.5V	4.5V	4.5V	4.5V	IN	GND	GND	GND	GND	OUT	OUT	OUT	OUT	OUT
t_{PLH} t_{PHL}	CK → Ripple Carry	4.5V	4.5V	4.5V	4.5V	IN	GND	GND	GND	GND	—	—	—	—	OUT
	CK → Q	4.5V	4.5V	4.5V	4.5V	IN	GND	GND	GND	GND	OUT	OUT	OUT	OUT	—
	CK → Q	4.5V	GND	GND	GND	IN	IN*	IN*	IN*	IN*	OUT	OUT	OUT	OUT	—
	Enable T → Ripple Carry	4.5V	GND	4.5V	IN	IN**	4.5V	GND	GND	4.5V	—	—	—	—	OUT
	CLR → Q	IN	GND	GND	GND	IN**	4.5V	4.5V	4.5V	4.5V	OUT	OUT	OUT	OUT	—


* Measuring outputs correspond to this condition, each outputs (QA, QB, QC, and QD) must not be over the following rate, "H", "L", "L", and "H".

** For initialized

Waveform-1 f_{max} , t_{PLH} , t_{PHL} (Clock → Q, Ripple Carry) Waveform-2 t_{PLH} , t_{PHL} (Clock → Q)




Notes) Clock input pulse; $t_{TLH} \leq 15ns$, $t_{THL} \leq 6ns$, $PRR = 1MHz$, duty cycle=50% and; for f_{max} , $t_{TLH} = t_{THL} \leq 2.5ns$.
 t_n is reference bit time when all outputs are low.




Notes) Input pulse: $t_{TLH} \leq 15ns$, $t_{THL} \leq 6ns$, Clock input: $PRR = 1MHz$, duty cycle 50%, Data input: $PRR = 500kHz$, duty cycle 50%

Waveform-3 t_{PLH} , t_{PHL} (Enable T → Ripple Carry)



Note) Input pulse: $t_{TLH} \leq 15ns$, $t_{THL} \leq 6ns$, $PRR = 1MHz$

Waveform-4 t_{PLH} (Clear → Q)




Note) Input pulse: $t_{TLH} \leq 15ns$, $t_{THL} \leq 6ns$

PACKAGING INFORMATION

T-90-20


Factory orders for circuits described in this databook should include a three-part type number as explained in the following example.

HD 74LS00 P




■ Plastic DIP


● 14 Pin




● 16 Pin



● 20 Pin



● 24 Pin




T-90-20


PACKAGING INFORMATIONS

■ Cerdip


● 14 Pin



● 16 Pin



● 20 Pin



● 24 Pin

