











SBVS038U - SEPTEMBER 2003 - REVISED JANUARY 2015

**TPS736** 

# TPS736xx Cap-Free, NMOS, 400-mA Low-Dropout Regulator with Reverse Current **Protection**

#### **Features**

- Stable with No Output Capacitor or Any Value or Type of Capacitor
- Input Voltage Range of 1.7 V to 5.5 V
- Ultra-Low Dropout Voltage: 75 mV typ
- Excellent Load Transient Response—with or without Optional Output Capacitor
- New NMOS Topology Delivers Low Reverse Leakage Current
- Low Noise: 30  $\mu$ V<sub>RMS</sub> typ (10 Hz to 100 kHz)
- 0.5% Initial Accuracy
- 1% Overall Accuracy Over Line, Load, and Temperature
- Less Than 1 µA max I<sub>O</sub> in Shutdown Mode
- Thermal Shutdown and Specified Min/Max **Current Limit Protection**
- Available in Multiple Output Voltage Versions
  - Fixed Outputs of 1.20 V to 5.0 V
  - Adjustable Output from 1.20 V to 5.5 V
  - Custom Outputs Available

## **Applications**

- Portable/Battery-Powered Equipment
- Post-Regulation for Switching Supplies
- Noise-Sensitive Circuitry such as VCOs
- Point of Load Regulation for DSPs, FPGAs, ASICs, and Microprocessors

## 3 Description

The TPS736xx family of low-dropout (LDO) linear voltage regulators uses a new topology: an NMOS pass element in a voltage-follower configuration. This topology is stable using output capacitors with low ESR, and even allows operation without a capacitor. It also provides high reverse blockage (low reverse current) and ground pin current that is nearly constant over all values of output current.


The TPS736xx uses an advanced BiCMOS process to yield high precision while delivering very low dropout voltages and low ground pin current. Current consumption, when not enabled, is under 1  $\mu A$  and ideal for portable applications. The extremely low output noise (30  $\mu V_{RMS}$  with 0.1- $\mu F$   $C_{NR}$ ) is ideal for powering VCOs. These devices are protected by thermal shutdown and foldback current limit.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
	SOT-23 (5)	2.90 mm x 1.60 mm	
TPS736xx	SOT-223 (6)	6.50 mm x 3.50 mm	
	VSON (8)	3.00 mm x 3.00 mm	

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Typical Application Circuit for Fixed-Voltage Versions



**Page** 



# **Table of Contents**

1	Features 1	8	Application and Implementation	1
2	Applications 1		8.1 Application Information	1
3	Description 1		8.2 Typical Applications	15
4	Revision History2	9	Power Supply Recommendations	20
5	Pin Configuration and Functions3	10	Layout	20
6	Specifications4		10.1 Layout Guidelines	20
•	6.1 Absolute Maximum Ratings 4		10.2 Layout Examples	20
	6.2 ESD Ratings		10.3 Power Dissipation	2 <sup>.</sup>
	6.3 Recommended Operating Conditions		10.4 Thermal Protection	2
	6.4 Thermal Information		10.5 Package Mounting	2
	6.5 Electrical Characteristics 6	11	Device and Documentation Support	23
	6.6 Typical Characteristics		11.1 Device Support	23
7	Detailed Description 12		11.2 Documentation Support	2
•	7.1 Overview		11.3 Trademarks	23
	7.2 Functional Block Diagram		11.4 Electrostatic Discharge Caution	2
	7.3 Feature Description		11.5 Glossary	2
	7.4 Device Functional Modes	12	Mechanical, Packaging, and Orderable Information	

## 4 Revision History


Changes from Revision T (August 2010) to Revision U


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Changed "free-air temperature" to "junction temperature" in Absolute Maximum Ratings condition statement	4
•	Changed "free-air temperature" to "junction temperature" in Recommended Operating Conditions condition statement	4
•	Changed Thermal Information table; updated thermal resistance values for all packages	<mark>5</mark>
С	changes from Revision S (August, 2009) to Revision T	Page
<b>C</b>	Changes from Revision S (August, 2009) to Revision T  Replaced Dissipation Ratings Table with Thermal Information Table	
•		
•	Replaced Dissipation Ratings Table with Thermal Information Table	4 Page



## 5 Pin Configuration and Functions









#### **Pin Functions**

	P	IN					
	NO.			1/0	DESCRIPTION		
NAME	SOT23	SOT22	VSON	""	DECOINT HON		
IN	1	1	8	I	Input supply		
GND	2	3, 6	4, Pad	_	— Ground		
EN	3	5	5	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. Refer to the <i>Shutdown</i> section for more details. EN obe connected to IN if not used.			
NR	4	4	3	_	Fixed-voltage versions only. Connecting an external capacitor to this noise reduction pin bypasses noise generated by the internal bandgap, reducing output noise to version low levels.		
FB	4	4	3	I	Adjustable-voltage version only. This pin is the input to the control loop error amplifier, and sets the output voltage of the device.		
OUT	5	2	1	0	Output of the regulator. There are no output capacitor requirements for stability.		

Copyright © 2003–2015, Texas Instruments Incorporated Product Folder Links: *TPS736* 



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	V <sub>IN</sub>	-0.3	+6.0	V
Voltage	V <sub>EN</sub>	-0.3	+6.0	V
Voltage	V <sub>OUT</sub>	-0.3	+5.5	V
	$V_{NR}, V_{FB}$	-0.3	+6.0	V
Peak output current I <sub>OUT</sub>		Internall	y limited	
Output short-circuit duration		Inde	finite	
Continuous total power dissipation	P <sub>DISS</sub>	See Therma	I Information	
T <sub>J</sub>	Junction temperature range	-55	150	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. Electrical Characteristics Exposure to absolute maximum rated conditions for extended periods may affect device reliability

## 6.2 ESD Ratings

			VALUE	UNIT
V Floring delta discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	V	
V(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{IN}$	Input supply voltage range	1.7	5.5	V
I <sub>OUT</sub>	Output current	0	500	mA
TJ	Operating junction temperature	-40	125	°C

Product Folder Links: TPS736

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)(2)</sup>	DRB/SON	DCQ/SOT223	DBV/SOT23	UNIT
		8 PINS	6 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (4)	52.8	118.7	221.9	
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance (5)	60.4	64.9	74.9	
$R_{\theta JB}$	Junction-to-board thermal resistance <sup>(6)</sup>	28.4	65.0	51.9	°C/W
ΨЈТ	Junction-to-top characterization parameter <sup>(7)</sup>	2.1	14.0	2.8	*C/VV
ΨЈВ	Junction-to-board characterization parameter <sup>(8)</sup>	28.6	63.8	51.1	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance (9)	12.0	N/A	N/A	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.
- (3) Thermal data for the DRB, DCQ, and DRV packages are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:
  - (a) i. DRB: The exposed pad is connected to the PCB ground layer through a 2x2 thermal via array.
    - ii. DCQ: The exposed pad is connected to the PCB ground layer through a 3x2 thermal via array.
    - iii. DBV: There is no exposed pad with the DBV package.
  - (b) i. DRB: The top and bottom copper layers are assumed to have a 20% thermal conductivity of copper representing a 20% copper coverage.
    - ii. DCQ: Each of top and bottom copper layers has a dedicated pattern for 20% copper coverage.
    - iii. DBV: The top and bottom copper layers are assumed to have a 20% thermal conductivity of copper representing a 20% copper coverage.
  - (c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3in x 3in copper area. To understand the effects of the copper area on thermal performance, see the *Power Dissipation* section of this data sheet.
- (4) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (5) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the top of the package. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (6) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (7) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain θ<sub>JA</sub> using a procedure described in JESD51-2a (sections 6 and 7).
- (8) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain θ<sub>JA</sub> using a procedure described in JESD51-2a (sections 6 and 7).
- (9) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

Product Folder Links: TPS736



## 6.5 Electrical Characteristics

Over operating temperature range (T $_J$  = -40°C to 125°C),  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5  $V^{(1)}$ ,  $I_{OUT}$  = 10 mA,  $V_{EN}$  = 1.7 V, and  $C_{OUT}$  = 0.1  $\mu$ F, unless otherwise noted. Typical values are at  $T_J$  = 25°C.

	PARAMETER	₹	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>IN</sub>	Input voltage r	ange <sup>(1)(2)</sup>		1.7		5.5	V	
$V_{FB}$	Internal referen	nce (TPS73601)	$T_J = 25$ °C	1.198	1.20	1.210	V	
	Output voltage (TPS73601) <sup>(3)</sup>			$V_{FB}$		5.5 – V <sub>DO</sub>	V	
$V_{OUT}$		Nominal	$T_J = 25$ °C	-0.5		+0.5		
	Accuracy <sup>(1)(4)</sup> over $V_{IN}$ , $I_{OUT}$ , and $T$		$V_{OUT} + 0.5 \text{ V} \le V_{IN} \le 5.5 \text{ V};$ 10 mA $\le I_{OUT} \le 400 \text{ mA}$	-1.0%	±0.5%	+1.0%		
$\Delta V_{OUT(\Delta VIN)}$	Line regulation	n <sup>(1)</sup>	$V_{O(nom)} + 0.5 V \le V_{IN} \le 5.5 V$		0.01		%/V	
Ι Δ\/	Load regulatio	n	1 mA ≤ I <sub>OUT</sub> ≤ 400 mA		0.002		%/mA	
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation	П	10 mA ≤ I <sub>OUT</sub> ≤ 400 mA		0.0005		%/IIIA	
$V_{DO}$	Dropout voltag (V <sub>IN</sub> = V <sub>OUT(nor</sub>		I <sub>OUT</sub> = 400 mA		75	200	mV	
Z <sub>O(do)</sub>	Output impeda	ance in dropout	$1.7 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{OUT}} + \text{V}_{\text{DO}}$		0.25		Ω	
	l Outside comment		$V_{OUT} = 0.9 \times V_{OUT(nom)}$	400	650	800	mA	
I <sub>CL</sub>	Output current	IIIIII	$3.6 \text{ V} \le \text{V}_{\text{IN}} \le 4.2 \text{ V},  0^{\circ}\text{C} \le \text{T}_{\text{J}} \le 70^{\circ}\text{C}$	500		800	mA	
I <sub>SC</sub>	Short-circuit cu	urrent	V <sub>OUT</sub> = 0 V		450		mA	
I <sub>REV</sub>	Reverse leakage current <sup>(6)</sup> (-I <sub>IN</sub> )		$V_{EN} \le 0.5 \text{ V}, 0 \text{ V} \le V_{IN} \le V_{OUT}$		0.1	10	μΑ	
	GND pin current		$I_{OUT} = 10 \text{ mA } (I_Q)$		400	550	μΑ	
I <sub>GND</sub>			I <sub>OUT</sub> = 400 mA		800	1000		
I <sub>SHDN</sub>	Shutdown curr	ent (I <sub>GND</sub> )	$V_{EN} \le 0.5 \text{ V}, V_{OUT} \le V_{IN} \le 5.5, \\ -40^{\circ}\text{C} \le T_{J} \le 100^{\circ}\text{C}$		0.02	1	μΑ	
I <sub>FB</sub>	FB pin current	(TPS73601)			0.1	0.3	μΑ	
PSRR	Power-supply	rejection ratio	f = 100 Hz, I <sub>OUT</sub> = 400 mA		58		dB	
PSKK	(ripple rejection	n) ¯	f = 10 kHz, I <sub>OUT</sub> = 400 mA		37		иь	
M	Output noise v	roltage	$C_{OUT} = 10 \mu F$ , No $C_{NR}$		$27 \times V_{OUT}$			
V <sub>n</sub>	BW = 10Hz - 1	100KHz	$C_{OUT} = 10 \ \mu F, \ C_{NR} = 0.01 \ \mu F$		$8.5 \times V_{OUT}$		$\mu V_{RMS}$	
t <sub>STR</sub>	Startup time		$V_{OUT}$ = 3 V, $R_L$ = 30 $\Omega$ $C_{OUT}$ = 1 $\mu$ F, $C_{NR}$ = 0.01 $\mu$ F		600		μs	
V <sub>EN(high)</sub>	EN pin high (e	nabled)		1.7		$V_{IN}$	V	
V <sub>EN(low)</sub>	EN pin low (shutdown)			0		0.5	V	
I <sub>EN(high)</sub>	EN pin current	(enabled)	V <sub>EN</sub> = 5.5 V		0.02	0.1	μΑ	
_	The result of the	our tomporation	Shutdown, temperature increasing		160		۰.۵	
T <sub>SD</sub>	Thermal shutdown temperature		Reset, temperature decreasing		140		°C	
TJ	Operating junc	tion temperature		-40		125	°C	

Submit Documentation Feedback

Copyright © 2003-2015, Texas Instruments Incorporated

 <sup>(1)</sup> Minimum V<sub>IN</sub> = V<sub>OUT</sub> + V<sub>DO</sub> or 1.7 V, whichever is greater.
 (2) For V<sub>OUT(nom)</sub> < 1.6 V, when V<sub>IN</sub> ≤ 1.6 V, the output locks to V<sub>IN</sub> and may result in a damaging over-voltage level on the output. To avoid this situation, disable the device before powering down the V<sub>IN</sub>.
 (3) TPS73601 is tested at V<sub>OUT</sub> = 2.5 V.


Tolerance of external resistors not included in this specification.

 $V_{DO}$  is not measured for fixed output versions with  $V_{OUT(nom)}$  < 1.8 V. Fixed-voltage versions only; refer to *Application Information* section for more information.



## 6.6 Typical Characteristics


For all voltage versions, at  $T_J = 25$ °C,  $V_{IN} = V_{OUT(nom)} + 0.5$  V,  $I_{OUT} = 10$  mA,  $V_{EN} = 1.7$  V, and  $C_{OUT} = 0.1$   $\mu F$ , unless otherwise noted



# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

For all voltage versions, at  $T_J = 25$ °C,  $V_{IN} = V_{OUT(nom)} + 0.5$  V,  $I_{OUT} = 10$  mA,  $V_{EN} = 1.7$  V, and  $C_{OUT} = 0.1$   $\mu F$ , unless otherwise noted.







Figure 7. Ground Pin Current vs Output Current









Figure 9. Ground Pin Current In Shutdown vs Temperature

Figure 10. Current Limit vs V<sub>OUT</sub>(Foldback)







Figure 11. Current Limit vs V<sub>IN</sub>

Figure 12. Current Limit vs Temperature



## **Typical Characteristics (continued)**

For all voltage versions, at  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5 V,  $I_{OUT}$  = 10 mA,  $V_{EN}$  = 1.7 V, and  $C_{OUT}$  = 0.1  $\mu$ F, unless otherwise noted.







Figure 13. PSRR (Ripple Rejection) vs Frequency

Figure 14. PSRR (Ripple Rejection) vs V<sub>IN</sub> - V<sub>OUT</sub>







Figure 15. Noise Spectral Density  $c_{NR} = 0 \mu F$ 

Figure 16. Noise Spectral Density  $c_{NR}$  = 0.01  $\mu F$ 







Figure 18. RMS Noise Voltage vs C<sub>NR</sub>

# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

For all voltage versions, at  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5 V,  $I_{OUT}$  = 10 mA,  $V_{EN}$  = 1.7 V, and  $C_{OUT}$  = 0.1  $\mu$ F, unless otherwise noted.



Submit Documentation Feedback

Copyright © 2003–2015, Texas Instruments Incorporated



## **Typical Characteristics (continued)**

For all voltage versions, at  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5 V,  $I_{OUT}$  = 10 mA,  $V_{EN}$  = 1.7 V, and  $C_{OUT}$  = 0.1  $\mu$ F, unless otherwise noted.




Figure 27. TPS73601 Load Transient, Adjustable Version

Figure 28. TPS73601 Line Transient, Adjustable Version



## 7 Detailed Description

#### 7.1 Overview

The TPS736xx family of low-dropout linear regulators operates down to an input voltage of 1.7 V and supports output voltages down to 1.2 V while sourcing up to 500 mA of load current. This linear regulator utilizes an NMOS pass element with an integrated 4-MHz charge pump to provide a dropout voltage of less than 200 mV at full load current. This unique architecture also permits stable regulation over a wide range of output capacitors. In fact, the TPS736xx family of devices does not require any output capacitor for stability. The increased insensitivity to the output capacitor value and type makes this family of linear regulators an ideal choice when powering a load where the effective capacitance is unknown.

The TPS736xx family of devices also features a noise reduction (NR) pin that allows for additional reduction of the output noise. With a noise reduction capacitor of 0.01  $\mu$ F connected from the NR pin to GND, the TPS73615 output noise can be as low as 12.75  $\mu$ V<sub>RMS</sub>. The low noise output featured by the TPS736xx family makes it well-suited for powering VCOs or any other noise sensitive load.

## 7.2 Functional Block Diagram





Figure 29. Fixed-Voltage Version



## **Functional Block Diagram (continued)**



#### Standard 1% Resistor Values for Common Output Voltages

•••••	- Carpar Tollagee				
Vo	R <sub>1</sub>	R <sub>2</sub>			
1.2V	Short	Open			
1.5V	23.2kΩ	95.3kΩ			
1.8V	28.0kΩ	56.2kΩ			
2.5V	39.2kΩ	36.5kΩ			
2.8V	44.2kΩ	33.2kΩ			
3.0V	46.4kΩ	30.9kΩ			
3.3V	52.3kΩ	30.1kΩ			

NOTE:  $V_{OUT} = (R_1 + R_2)/R_2 \times 1.204$ ;  $R_1||R_2 \cong 19k\Omega$  for best accuracy.

Figure 30. Adjustable-Voltage Version

#### 7.3 Feature Description

#### 7.3.1 Output Noise

A precision band-gap reference is used to generate the internal reference voltage,  $V_{REF}$ . This reference is the dominant noise source within the TPS736xx and it generates approximately 32  $\mu V_{RMS}$  (10 Hz to 100 kHz) at the reference output (NR). The regulator control loop gains up the reference noise with the same gain as the reference voltage, so that the noise voltage of the regulator is approximately given by:

$$V_{N} = 32\mu V_{RMS} \times \frac{(R_{1} + R_{2})}{R_{2}} = 32\mu V_{RMS} \times \frac{V_{OUT}}{V_{REF}}$$
 (1)

Since the value of  $V_{\text{REF}}$  is 1.2 V, this relationship reduces to:

$$V_{N}(\mu V_{RMS}) = 27 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (2)

for the case of no C<sub>NR</sub>.

An internal 27-k $\Omega$  resistor in series with the noise reduction pin (NR) forms a low-pass filter for the voltage reference when an external noise reduction capacitor,  $C_{NR}$ , is connected from NR to ground. For  $C_{NR}$  = 10 nF, the total noise in the 10-Hz to 100-kHz bandwidth is reduced by a factor of ~3.2, giving the approximate relationship:

$$V_{N}(\mu V_{RMS}) = 8.5 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (3)

for  $C_{NR} = 10 \text{ nF}$ .

This noise reduction effect is shown as RMS Noise Voltage vs  $C_{NR}$  in the Typical Characteristics section.



## **Feature Description (continued)**

The TPS73601 adjustable version does not have the NR pin available. However, connecting a feedback capacitor,  $C_{FB}$ , from the output to the feedback pin (FB) reduces output noise and improves load transient performance.

The TPS736xx uses an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the NMOS pass element above  $V_{OUT}$ . The charge pump generates ~250  $\mu V$  of switching noise at ~4 MHz; however, charge-pump noise contribution is negligible at the output of the regulator for most values of  $I_{OUT}$  and  $C_{OUT}$ .

#### 7.3.2 Internal Current Limit

The TPS736xx internal current limit helps protect the regulator during fault conditions. Foldback current limit helps to protect the regulator from damage during output short-circuit conditions by reducing current limit when V<sub>OUT</sub> drops below 0.5 V. See Figure 10 in the *Typical Characteristics* section.

Note from Figure 10 that approximately -0.2 V of  $V_{OUT}$  results in a current limit of 0 mA. Therefore, if OUT is forced below -0.2 V before EN goes high, the device may not start up. In applications that work with both a positive and negative voltage supply, the TPS736xx should be enabled first.

#### 7.3.3 Enable Pin and Shutdown

The enable pin (EN) is active high and is compatible with standard TTL-CMOS levels.  $V_{EN}$  below 0.5 V (max) turns the regulator off and drops the GND pin current to approximately 10 nA. When EN is used to shutdown the regulator, all charge is removed from the pass transistor gate, and the output ramps back up to a regulated  $V_{OUT}$  (see Figure 19).

When shutdown capability is not required, EN can be connected to  $V_{IN}$ . However, the pass gate may not be discharged using this configuration, and the pass transistor may be left on (enhanced) for a significant time after  $V_{IN}$  has been removed. This scenario can result in reverse current flow (if the IN pin is low impedance) and faster ramp times upon power-up. In addition, for  $V_{IN}$  ramp times slower than a few milliseconds, the output may overshoot upon power-up.

Note that current limit foldback can prevent device start-up under some conditions. See the *Internal Current Limit* section for more information.

#### 7.3.4 Reverse Current

The NMOS pass element of the TPS736xx provides inherent protection against current flow from the output of the regulator to the input when the gate of the pass device is pulled low. To ensure that all charge is removed from the gate of the pass element, the EN pin must be driven low before the input voltage is removed. If this is not done, the pass element may be left on due to stored charge on the gate.

After the EN pin is driven low, no bias voltage is needed on any pin for reverse current blocking. Note that reverse current is specified as the current flowing out of the IN pin due to voltage applied on the OUT pin. There is additional current flowing into the OUT pin due to the  $80-k\Omega$  internal resistor divider to ground (see Figure 29 and Figure 30).

For the TPS73601, reverse current may flow when V<sub>FB</sub> is more than 1.0 V above V<sub>IN</sub>.

#### 7.4 Device Functional Modes

## 7.4.1 Normal Operation with 1.7 V $\leq$ V<sub>IN</sub> $\leq$ 5.5 V and V<sub>EN</sub> $\geq$ 1.7 V

The TPS736xx family requires an input voltage of at least 1.7 V to function properly and attempt to maintain regulation. Please note that if the device output voltage is greater than 1.5 V when the input voltage is at 1.7 V, the device is operating in dropout and regulation cannot be maintained. Due the NMOS architecture used in the TPS736xx devices, the dropout voltage is not a strong function of the input voltage.

When operating the device near 5.5 V, take care to suppress any transient spikes that may exceed the 6.0-V absolute maximum voltage rating. The device should never operate at a dc voltage greater than 5.5 V.

Product Folder Links: TPS736



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TPS736xx belongs to a family of new generation LDO regulators that use an NMOS pass transistor to achieve ultra-low-dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features, combined with low noise and an enable input, make the TPS736xx ideal for portable applications. This regulator family offers a wide selection of fixed output voltage versions and an adjustable output version. All versions have thermal and over-current protection, including foldback current limit.

#### 8.2 Typical Applications

Figure 31 shows the basic circuit connections for the fixed voltage models. Figure 32 gives the connections for the adjustable output version (TPS73601).




Figure 31. Typical Application Circuit for Fixed-Voltage Versions




Figure 32. Typical Application Circuit for Adjustable-Voltage Version

Product Folder Links: TPS736



## **Typical Applications (continued)**

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 below as the input parameters.

**Table 1. Design Parameters (Fixed-Voltage Version)** 

PARAMETER	DESIGN REQUIREMENT
Input voltage	5 V, ±3%
Output voltage	3.3 V, ±1%
Output current	500 mA (maximum), 20 mA (minimum)
RMS noise, 10 Hz to 100 kHz	< 30 μV <sub>RMS</sub>
Ambient temperature	55°C (Maximum)

Table 2. Design Parameters (Adjustable-Voltage Version)

PARAMETER DESIGN REQUIREMENT	
Input voltage	5 V, ±3%, provided by the dc/dc converter switching at 1 MHz
Output voltage 2.5 V, ±1%	
Output current 0.4 A (maximum), 10 mA (minimum)	
RMS noise, 10 Hz to 100 kHz < 35 μV <sub>RMS</sub>	
Ambient temperature 55°C (Maximum)	

#### 8.2.2 Detailed Design Procedure

The first step when designing with a linear regulator is to examine the maximum load current along with the input and output voltage requirements to determine if the device thermal and dropout voltage requirements can be met. At 0.5 A, the dropout voltage of the TPS73633 is a maximum of 200 mV over temperature; thus, the dropout headroom is sufficient for operation over both input and output voltage accuracy.

The maximum power dissipated in the linear regulator is the maximum voltage dropped across the pass element from the input to the output times the maximum load current. In this example, the maximum voltage drop across in the pass element is 5 V + 3% (5.15 V) minus 3.3 V – 1% (3.267 V) or 1.883 V. The power dissipated in the pass element is calculated by taking this voltage drop multiplied by the maximum load current. For this example, the maximum power dissipated in the linear regulator is 942 mW. Once the power dissipated in the linear regulator is known, the corresponding junction temperature rise can be calculated. To calculate the junction temperature rise above ambient, the power dissipated must be multiplied by the junction-to-ambient thermal resistance. For thermal resistance information please refer to *Thermal Protection*. For this example, using the DRB package, the maximum junction temperature rise is calculated to be 45°C. The maximum junction temperature rise is calculated by adding junction temperature rise to the maximum ambient temperature. In this example, the maximum junction temperature is 100°C. Keep in mind the maximum junction temperate must be below 125°C for reliable operation. Addition ground planes, added thermal vias, and air flow all help to lower the maximum junction temperature rise that would be incurred.

To get the noise level below 30  $\mu V_{RMS}$ , a noise reduction capacitance ( $C_{NR}$ ) of 10 nF is selected along with an output capacitance of 10  $\mu F$ . Referencing the *Output Noise* section, the RMS noise can be calculated to be 28  $\mu V_{RMS}$ .

Use of an input capacitor is optional. However, in systems where the input supply is located several inches away from the LDO, a small 0.1- $\mu F$  input capacitor is recommended to negate the adverse effects that input supply inductance has on stability and ac performance.

In the same way as with designing with a fixed output voltage, the first step is to examine the maximum load current along with the input and output voltage requirements to determine if the device thermal and dropout voltage requirements are met. At 0.4 A, the maximum dropout voltage can be approximated by assuming a linear characteristic of the dropout voltage with load current. The maximum dropout voltage can be estimated to be 200 mV times the ratio of the load current to specified dropout voltage load current. For this example, the dropout can be estimated to be 200 mV × 400 mA/500 mA or 160 mV. Since the input voltage is 5 V and the output voltage is 2.5 V, there is more than sufficient voltage headroom to avoid dropout and maintain good PSRR.

Product Folder Links: TPS736



The maximum power dissipated in the linear regulator is the maximum voltage dropped across the pass element from the input to the output times the maximum load current. In this example, the maximum voltage drop across in the pass element is 5 V + 3% (5.15 V) minus 2.5 V - 1% (2.475 V) or 2.675 V. The power dissipated in the pass element is calculated by taking this voltage drop multiplied by the maximum load current. For this example, the maximum power dissipated in the linear regulator is 1.07 W. Once the power dissipated in the linear regulator is known, the corresponding junction temperature rise can be calculated. To calculate the junction temperature rise above ambient, the power dissipated must be multiplied by the junction-to-ambient thermal resistance. For thermal resistance information, refer to *Thermal Information*. For this example, using the DRB package, the maximum junction temperature rise is calculated to be 51°C. The maximum junction temperature rise is calculated by adding junction temperature rise to the maximum ambient temperature. In this example, the maximum junction temperature is 106°C. Keep in mind the maximum junction temperature must be below 125°C for reliable operation. Addition ground planes, added thermal vias, and air flow all help to lower the maximum junction temperature. Using the DCQ or DBV packages are not recommended for this application due to the excessive junction temperature rise that would be incurred.

R<sub>1</sub> and R<sub>2</sub> can be calculated for any output voltage using the formula shown in Figure 32. Sample resistor values for common output voltages are shown in Figure 30.

For best accuracy, make the parallel combination of  $R_1$  and  $R_2$  approximately equal to 19 k $\Omega$ . This 19 k $\Omega$ , in addition to the internal 8-k $\Omega$  resistor, presents the same impedance to the error amp as the 27-k $\Omega$  bandgap reference output. This impedance helps compensate for leakages into the error amp terminals.

Using the values shown in Figure 40xx for a 2.5-V output results in a values of 39.2 k $\Omega$  for R<sub>1</sub> and 36.5 k $\Omega$  for R<sub>2</sub>.

To get the noise level below 35  $\mu$ V<sub>RMS</sub>, a noise reduction capacitance (C<sub>FF</sub>) of 10 nF is selected. Figure 25 should be used as a reference when selecting optimal value for C<sub>FF</sub>.

A 10-µF, low equivalent series resistance (ESR) ceramic X5R capacitor was used on the output of this design to minimize the output voltage droop during a low transient. Use of an input capacitor is optional. However, in systems where the input supply is located several inches away from the LDO, a small 0.1-µF input capacitor is recommended to negate the adverse effects that input supply inductance has on stability and ac performance. Refer to *Input and Output Capacitor Requirements* for additional information about input and output capacitor selection.

#### 8.2.2.1 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1-µF to 1-µF, low ESR capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or the device is located several inches from the power source.

The TPS736xx does not require an output capacitor for stability and has maximum phase margin with no capacitor. It is designed to be stable for all available types and values of capacitors. In applications where multiple low ESR capacitors are in parallel, ringing may occur when the product of  $C_{OUT}$  and total ESR drops below 50 n $\Omega$ F. Total ESR includes all parasitic resistances, including capacitor ESR and board, socket, and solder joint resistance. In most applications, the sum of capacitor ESR and trace resistance meets this requirement.



#### 8.2.2.2 Dropout Voltage

The TPS736xx uses an NMOS pass transistor to achieve extremely low dropout. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the NMOS pass device is in its linear region of operation and the input-to-output resistance is the  $R_{DS(on)}$  of the NMOS pass element.

For large step changes in load current, the TPS736xx requires a larger voltage drop from  $V_{IN}$  to  $V_{OUT}$  to avoid degraded transient response. The boundary of this transient dropout region is approximately twice the dc dropout. Values of  $V_{IN} - V_{OUT}$  above this line ensure normal transient response.

Operating in the transient dropout region can cause an increase in recovery time. The time required to recover from a load transient is a function of the magnitude of the change in load current rate, the rate of change in load current, and the available headroom ( $V_{IN}$  to  $V_{OUT}$  voltage drop). Under worst-case conditions [full-scale instantaneous load change with ( $V_{IN} - V_{OUT}$ ) close to dc dropout levels], the TPS736xx can take a couple of hundred microseconds to return to the specified regulation accuracy.

#### 8.2.2.3 Transient Response

The low open-loop output impedance provided by the NMOS pass element in a voltage follower configuration allows operation without an output capacitor for many applications. As with any regulator, the addition of a capacitor (nominal value 1  $\mu$ F) from the OUT pin to ground reduces undershoot magnitude but increase its duration. In the adjustable version, the addition of a capacitor,  $C_{FB}$ , from the OUT pin to the FB pin also improves the transient response.

The TPS736xx does not have active pull-down when the output is over-voltage. This feature allows applications that connect higher voltage sources, such as alternate power supplies, to the output. This feature also results in an output overshoot of several percent if load current quickly drops to zero when a capacitor is connected to the output. The duration of overshoot can be reduced by adding a load resistor. The overshoot decays at a rate determined by output capacitor  $C_{OLT}$  and the internal/external load resistance. The rate of decay is given by:

(Fixed Voltage Version)


$$dV/dt = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel R_{LOAD}}$$
(4)

(Adjustable Voltage Version)

$$dV/dt = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel (R_1 + R_2) \parallel R_{LOAD}}$$
(5)



## 8.2.3 Application Curves



Copyright © 2003–2015, Texas Instruments Incorporated



## 9 Power Supply Recommendations

This device is designed to operate with an input supply range of 1.7 V to 5.5 V. If the input supply is noisy, additional input capacitors with low ESR can help improve output noise performance.

## 10 Layout

## 10.1 Layout Guidelines

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

## 10.2 Layout Examples




Figure 37. Fixed Output Voltage Option Layout (DRB Package)



## **Layout Examples (continued)**




Figure 38. Adjustable Output Voltage Option Layout (DRB Package)

## 10.3 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are shown in the *Thermal Information* table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heat-sink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation ( $P_D$ ) is equal to the product of the output current times the voltage drop across the output pass element ( $V_{IN}$  to  $V_{OUT}$ ):

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(6)

Power dissipation can be minimized by using the lowest possible input voltage necessary to assure the required output voltage.

Copyright © 2003–2015, Texas Instruments Incorporated



#### 10.4 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This limits the dissipation of the regulator, protecting it from damage due to overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of your application. This produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS736xx has been designed to protect against overload conditions. It was not intended to replace proper heat sinking. Continuously running the TPS736xx into thermal shutdown degrades device reliability.

#### 10.5 Package Mounting

Solder pad footprint recommendations for the TPS736xx are presented in Application Note Solder Pad Recommendations for Surface-Mount Devices (SBFA015), available from the Texas Instruments web site at www.ti.com.



## 11 Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Development Support

#### 11.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS736xx. The TPS73601DRBEVM-518 evaluation module (and related user guide) can be requested at the Texas Instruments website through the product folders or purchased directly from the TI eStore.

#### 11.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS736 is available through the product folders under Simulation Models.

#### 11.1.2 Device Nomenclature

Table 3. Device Nomenclature (1)

PRODUCT	V <sub>OUT</sub>
TPS736xx <i>yyy z</i>	XX is the nominal output voltage (for example, 25 = 2.5 V; 01 = Adjustable). YYY is the package designator. Z is the tape and reel quantity (R = 3000, T = 250).

For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

## 11.2 Documentation Support

#### 11.2.1 Related Documentation

- Application note. Regulating V<sub>OUT</sub> Below 1.2 V Using an External Reference. Literature number SLVA216.
- TPS73x01DRBEVM-518 User's Guide. Literature number SBVU014.

#### 11.3 Trademarks

All trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution

Copyright © 2003-2015, Texas Instruments Incorporated



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





www.ti.com 3-Nov-2023

## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS73601DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PJFQ	Samples
TPS73601DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PJFQ	Samples
TPS73601DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PJFQ	Samples
TPS73601DBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PJFQ	Samples
TPS73601DCQ	LIFEBUY	SOT-223	DCQ	6	78	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	PS73601	
TPS73601DCQG4	LIFEBUY	SOT-223	DCQ	6	78	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73601	
TPS73601DCQR	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	PS73601	Samples
TPS73601DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	PJFQ	Samples
TPS73601DRBRG4	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PJFQ	Samples
TPS73601DRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	PJFQ	Samples
TPS73601DRBTG4	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PJFQ	Samples
TPS736125DRBR	LIFEBUY	SON	DRB	8	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	T49	
TPS73615DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T44	Samples
TPS73615DBVT	LIFEBUY	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T44	
TPS73615DCQ	LIFEBUY	SOT-223	DCQ	6	78	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73615	
TPS73615DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73615	Samples
TPS73615DRBR	LIFEBUY	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T44	
TPS73616DBVR	LIFEBUY	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OCQ	
TPS73616DBVT	LIFEBUY	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OCQ	
TPS73618DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T43	Samples
TPS73618DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T43	Samples
TPS73618DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T43	Samples





Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS73618DBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T43	Samples
TPS73618DCQR	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	PS73618	Samples
TPS73619DRBR	LIFEBUY	SON	DRB	8	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BYY	
TPS73619DRBT	LIFEBUY	SON	DRB	8	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BYY	
TPS73625DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T42	Samples
TPS73625DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T42	Samples
TPS73625DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T42	Samples
TPS73625DBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T42	Samples
TPS73625DCQ	LIFEBUY	SOT-223	DCQ	6	78	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73625	
TPS73625DCQR	LIFEBUY	SOT-223	DCQ	6	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	PS73625	
TPS73630DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T45	Samples
TPS73630DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T45	Samples
TPS73630DBVT	LIFEBUY	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T45	
TPS73630DBVTG4	LIFEBUY	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T45	
TPS73630DCQ	LIFEBUY	SOT-223	DCQ	6	78	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73630	
TPS73630DCQR	LIFEBUY	SOT-223	DCQ	6	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73630	
TPS73632DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T53	Samples
TPS73633DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T46	Samples
TPS73633DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T46	Samples
TPS73633DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T46	Samples
TPS73633DBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T46	Samples
TPS73633DCQ	LIFEBUY	SOT-223	DCQ	6	78	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73633	
TPS73633DCQR	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73633	Samples
TPS73633DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T46	Samples

## PACKAGE OPTION ADDENDUM

www.ti.com 3-Nov-2023

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS73633DRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T46	Samples
TPS73633DRBTG4	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T46	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS736:

# **PACKAGE OPTION ADDENDUM**

www.ti.com 3-Nov-2023

• Automotive : TPS736-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 3-Nov-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73601DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73601DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.85	7.3	1.88	8.0	12.0	Q3
TPS73601DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS736125DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73615DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73615DCQRG4	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS73615DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73616DBVR	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73616DBVT	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73618DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73618DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.85	7.3	1.88	8.0	12.0	Q3
TPS73619DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS73619DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS73625DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73625DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73625DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.85	7.3	1.88	8.0	12.0	Q3



# PACKAGE MATERIALS INFORMATION

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73630DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73630DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73630DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS73632DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73633DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73633DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73633DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS73633DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73633DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73601DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73601DCQR	SOT-223	DCQ	6	2500	356.0	356.0	35.0
TPS73601DRBR	SON	DRB	8	3000	356.0	356.0	35.0
TPS736125DRBR	SON	DRB	8	3000	356.0	356.0	35.0
TPS73615DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73615DCQRG4	SOT-223	DCQ	6	2500	346.0	346.0	29.0
TPS73615DRBR	SON	DRB	8	3000	356.0	356.0	35.0
TPS73616DBVR	SOT-23	DBV	5	3000	200.0	183.0	25.0
TPS73616DBVT	SOT-23	DBV	5	250	200.0	183.0	25.0
TPS73618DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73618DCQR	SOT-223	DCQ	6	2500	356.0	356.0	35.0
TPS73619DRBR	SON	DRB	8	3000	367.0	367.0	38.0
TPS73619DRBT	SON	DRB	8	250	213.0	191.0	35.0
TPS73625DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73625DBVR	SOT-23	DBV	5	3000	200.0	183.0	25.0
TPS73625DCQR	SOT-223	DCQ	6	2500	356.0	356.0	35.0
TPS73630DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73630DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0



# PACKAGE MATERIALS INFORMATION

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73630DCQR	SOT-223	DCQ	6	2500	346.0	346.0	41.0
TPS73632DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73633DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73633DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73633DCQR	SOT-223	DCQ	6	2500	346.0	346.0	41.0
TPS73633DRBR	SON	DRB	8	3000	356.0	356.0	35.0
TPS73633DRBT	SON	DRB	8	250	210.0	185.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Nov-2023

## **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS73601DCQ	DCQ	SOT-223	6	78	543	8.6	3606.8	2.67
TPS73601DCQG4	DCQ	SOT-223	6	78	532.13	8.63	3.6	3.68
TPS73615DCQ	DCQ	SOT-223	6	78	532.13	8.63	3.6	3.68
TPS73625DCQ	DCQ	SOT-223	6	78	532.13	8.63	3.6	3.68
TPS73630DCQ	DCQ	SOT-223	6	78	532.13	8.63	3.6	3.68
TPS73633DCQ	DCQ	SOT-223	6	78	532.13	8.63	3.6	3.68



PLASTIC SMALL OUTLINE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L





PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated