

T-51-09-08

# MP7529B

CMOS

Dual Buffered Multiplying 8-Bit  
Digital-to-Analog Converter



Micro Power Systems

## FEATURES

- Very Low Total Harmonic Distortion
- Low Glitch Energy
- Fast Settling Time
- Four Quadrant Multiplication
- On-Chip Latches for Both DACs
- 4.5 V to 5.5 V Operation
- Low Power Consumption
- TTL/5V CMOS Compatible
- Latch-Up Resistant

## BENEFITS

- Quiet Operation in Audio Applications
- Easy Interface to Microprocessors
- PDIP, PLCC & SOIC Packages Available

## GENERAL DESCRIPTION

The MP7529B is a monolithic dual 8-bit D/A converter featuring excellent DAC to DAC matching, tracking and specifically optimized for applications requiring low total harmonic distortion. The MP7529B is manufactured using advanced thin film resistors on a double metal CMOS process. The MP7529B incorporates a unique bit decoding technique yielding lower glitch energy, higher speed and excellent accuracy over temperature and time.

Data is transferred to either of the two D/A Converter latches via a common 8-bit TTL/5 V CMOS compatible input port. The



control input  $\overline{\text{DAC A/DAC B}}$  determines which D/A is to be loaded.

The device operates from a 4.5 V to 5.5 V power supply, and is TTL-compatible over this range. Power dissipation is only 10 mW. Both DACs offer excellent four quadrant multiplication characteristics, and include separate reference inputs and feedback resistors. MPS' improved latch-up resistant design eliminates the need for external protective Schottky diodes in most applications.

Specified for operation over the commercial / industrial (-40 to +85°C) temperature range, the MP7529B is available in Plastic dual-in-line (PDIP), Plastic leaded chip carrier (PLCC) and Small Outline (SOIC) packages.



## SIMPLIFIED BLOCK AND TIMING DIAGRAM



# MP7529B




## ORDERING INFORMATION


T-51-09-08

Package Type	Temperature Range	Part No.	Relative Accuracy	Differential Non-Linearity	Gain Error
Plastic Dip	-40 to +85°C	MP7529BJN	±1 LSB	±1 LSB	±5 LSB
Plastic Dip	-40 to +85°C	MP7529BKN	±1/2 LSB	±1 LSB	±3 LSB
Plastic Dip	-40 to +85°C	MP7529BLN	±1/4 LSB	±1 LSB	±1 LSB
SOIC	-40 to +85°C	MP7529BJS	±1 LSB	±1 LSB	±5 LSB
SOIC	-40 to +85°C	MP7529BKS	±1/2 LSB	±1 LSB	±3 LSB
PLCC	-40 to +85°C	MP7529BJP	±1 LSB	±1 LSB	±5 LSB
PLCC	-40 to +85°C	MP7529BKP	±1/2 LSB	±1 LSB	±3 LSB


## PIN CONFIGURATIONS



20 Pin PDIP (0.300")



20 Pin SOIC (Jedec, 0.300")



20 Pin PLCC (0.350")

## PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION
1	AGND	Analog Ground
2	IOUTA	Current Output of DAC A
3	RFBA	Internal Feedback Resistor of DAC A
4	VREFA	Reference Input Voltage of DAC A
5	DGND	Digital Ground
6	DACA/DACB	DAC selection control
7	DB7	Data Input Bit 7 (MSB)
8	DB6	Data Bit 6
9	DB5	Data Bit 5
10	DB4	Data Bit 4

PIN NO.	NAME	DESCRIPTION
11	DB3	Data Bit 3
12	DB2	Data Bit 2
13	DB1	Data Bit 1
14	DB0	Data Bit 0 (LSB)
15	CS	Chip Select (Active Low)
16	WR	Write Enable (Active Low)
17	VDD	Power Supply
18	VREFB	Reference Input Voltage of DAC B
19	RFBB	Internal Feedback Resistor of DAC B
20	IOUTB	Current Output of DAC B



Micro Power Systems

# MP7529B

T-51-09-08

## ELECTRICAL CHARACTERISTICS

(V<sub>DD</sub> = 4.5 V to 5.5 V, Nominal V<sub>DD</sub> = 5 V unless otherwise noted)

Parameter	Symbol	25°C			T <sub>min</sub> to T <sub>max</sub>		Units	Test Conditions/Comments
		Min	Typ	Max	Min	Max		
<b>STATIC PERFORMANCE (1)</b>								
Resolution (All Grades)	N	8			8		Bits	End Point Linearity Spec.
Integral Non-Linearity (Relative Accuracy)	INL						LSB	
J				±1		±1		
K				±1/2		±1/2		
L				±1/4		±1/4		
Differential Non-Linearity	DNL						LSB	All grades monotonic over full temperature range.
J				±1		±1		
K				±1		±1		
L				±1		±1		
Gain Error	GE						LSB	Using Internal R <sub>FB</sub>
J				±4		±5		
K				±2		±3		
L				±1		±1		
Gain Temperature Coefficient (2)	TC <sub>GE</sub>			±15		±15	ppm/°C	ΔGain/ΔTemperature
Power Supply Rejection Ratio	PSRR			100		200	ppm/%	ΔGain/ΔV <sub>DD</sub>  , ΔV <sub>DD</sub> = ±5% V <sub>DD</sub> = 4.75 V, ±5%, & 5.25 V ±5%
Output Leakage Current	I <sub>LKA</sub>			±50		±200	nA	
<b>DYNAMIC PERFORMANCE (2)</b>								
Harmonic Distortion	THD		-95				dB	V <sub>IN</sub> = 6V <sub>RMS</sub> @ 1 KHz
Digital Crosstalk	Q		30				nVs	
AC Feedthrough	F <sub>T</sub>						dB	All zeros to all ones Input Change. To 1/2 LSB, R <sub>L</sub> =100Ω, C <sub>EXT</sub> =13pF From 50% of digital input to 90% of final analog output current R <sub>L</sub> =100Ω, C <sub>EXT</sub> =13pF
V <sub>REFA</sub> to I <sub>OUTA</sub>	F <sub>TA</sub>		-70			-65	dB	
V <sub>REFB</sub> to I <sub>OUTB</sub>	F <sub>TB</sub>		-70			-65	dB	
Channel-to-Channel Isolation	CCI						dB	
V <sub>REFA</sub> to I <sub>OUTB</sub>	CC <sub>IBA</sub>		-77				dB	
V <sub>REFB</sub> to I <sub>OUTA</sub>	CC <sub>IAB</sub>		-77				dB	
Glitch Energy	E <sub>gl</sub>		10				nVs	
Current Settling Time	t <sub>s</sub>		200			250	ns	
Propagation Delay	t <sub>PD</sub>		100			150	ns	
<b>REFERENCE INPUT</b>								
Input Resistance	R <sub>IN</sub>	8		15	8	15	KΩ	
Input Resistance Matching				±1		±1	%	

40

## MP7529B



Micro Power Systems

T-51-09-08

## ELECTRICAL CHARACTERISTICS (CONT'D)

Parameter	Symbol	25°C		Tmin to Tmax		Units	Test Conditions/Comments
		Min	Typ	Max	Min		
<b>DIGITAL INPUTS (3)</b>							
Logical "1" Voltage	V <sub>H</sub>	2.4			2.4	V	
Logical "0" Voltage	V <sub>L</sub>			0.8		V	
Input Leakage Current	I <sub>LKA</sub>			±1		µA	
Input Capacitance (2)							
Data	C <sub>IN</sub>			10		pF	
Control	C <sub>IN</sub>			15		pF	
<b>ANALOG OUTPUTS (2)</b>							
Output Capacitance							
COUTA/B				120		pF	DAC inputs all 1's
COUTA/B				50		pF	DAC inputs all 0's
<b>POWER SUPPLY</b>							
Supply Current	I <sub>DD</sub>			1	1	mA	All digital inputs = 0 V or 5 V
				2	2	mA	All digital inputs = V <sub>L</sub> or V <sub>H</sub>
<b>TIMING SPECIFICATIONS (4)</b>							
Chip Select to Write Set-Up Time	t <sub>CS</sub>	60			80	ns	
Chip Select to Write Hold Time	t <sub>CH</sub>	15			20	ns	
DAC Select to Write Set-Up Time	t <sub>AS</sub>	60			80	ns	
DAC Select to Write Hold Time	t <sub>AH</sub>	15			20	ns	
Data Valid to Write Set-Up Time	t <sub>DS</sub>	60			80	ns	
Data Valid to Write Hold Time	t <sub>DH</sub>	0			0	ns	
Write Pulse Width (5)	t <sub>WR</sub>	60			80	ns	

## NOTES:

- (1) Full Scale Range (FSR) is 10V for unipolar mode and ±10V for bipolar.
- (2) Guaranteed but not production tested.
- (3) Digital input levels should not go below GND or exceed the positive supply voltage, otherwise damage may occur.
- (4) See timing diagram.
- (5) t<sub>WR</sub> = 40ns minimum if t<sub>DH</sub> > 15ns (@T = 25°C)

Specifications are subject to change without notice

## ABSOLUTE MAXIMUM RATINGS (1, 2) (TA = +25°C unless otherwise noted)

V <sub>DD</sub> to AGND	0 to +7 V	V <sub>REFA</sub> , V <sub>REFB</sub> to AGND	±25 V
V <sub>DD</sub> to DGND	0 to +7 V	Storage Temperature	-65°C to +150°C
AGND to DGND	V <sub>DD</sub> + 0.5 V	Lead Temperature (Soldering, 10 seconds)	+300°C
DGND to AGND	V <sub>DD</sub> + 0.5 V	Package Power Dissipation Rating to 75°C	
Digital Input Voltage to DGND	GND - 0.5 to V <sub>DD</sub> + 0.5 V	PDIP, SOIC, PLCC	450mW
I <sub>OUTA</sub> , I <sub>OUTB</sub> to AGND	GND - 0.5 to V <sub>DD</sub> + 0.5 V	Derates above 75°C	6mW/°C
V <sub>REFA</sub> , V <sub>REFB</sub> to AGND	±25 V		

## NOTES:

- (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- (2) Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100µs.



T-51-09-08


# MP7529B

## DIGITAL INTERFACE

The digital inputs are designed to be both TTL and 5 VCMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than 10nA.

The control input  $\overline{\text{DAC A/DAC B}}$  selects which DAC can accept data from the input port. Inputs  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  control the

operating mode of the selected DAC (Table 1.). When  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  are both low the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to activity on DB0-DB7 (Write mode). The selected DAC latch retains the data which was present on DB0-DB7 just prior to  $\overline{\text{CS}}$  or  $\overline{\text{WR}}$  assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches (Hold mode).



**NOTE:**

1. Timing measured from  $(V_{IH} + V_{IL}) / 2$

DAC A/ DAC B	$\overline{\text{CS}}$	$\overline{\text{WR}}$	DAC A	DAC B
L H X	L L H X	L L X H	WRITE HOLD HOLD HOLD	HOLD WRITE HOLD HOLD


L = Low State H = High State X = Don't Care



Figure 1. Write Cycle Timing Diagram


Table 1. DAC's Mode Selection

## MICROPROCESSOR INTERFACE



\*Analog circuitry has been omitted for clarity  
 \*\*A = Decoded 7529B DAC A Address  
 \*\*\*A + 1 = Decoded 7529B DAC B Address

Figure 2. MP7529B Dual DAC to 6800 CPU Interface



**NOTE:**

8085 instruction shld (store H & L direct) can update both DACS with data from H and L registers

\*Analog circuitry has been omitted for clarity  
 \*\*A = Decoded 7529B DAC A Address  
 \*\*\*A + 1 = Decoded 7529B DAC B Address

Figure 3. MP7529B Dual DAC to 8085 CPU Interface

## APPLICATION NOTES

Refer to Applications Section for Additional Information