

T-51-09-08 MP7529B



Micro Power Systems

CMOS
Dual Buffered Multiplying 8-Bit
Digital-to-Analog Converter

FEATURES

- Very Low Total Harmonic Distortion
- Low Glitch Energy
- Fast Settling Time
- Four Quadrant Multiplication
- On-Chip Latches for Both DACs
- 4.5 V to 5.5 V Operation
- Low Power Consumption
- TTL/5V CMOS Compatible
- Latch-Up Resistant

BENEFITS

- Quiet Operation In Audio Applications
- Easy Interface to Microprocessors
- PDIP, PLCC & SOIC Packages Available

GENERAL DESCRIPTION


The MP7529B is a monolithic dual 8-bit D/A converter featuring excellent DAC to DAC matching, tracking and specifically optimized for applications requiring low total harmonic distortion. The MP7529B is manufactured using advanced thin film resistors on a double metal CMOS process. The MP7529B incorporates a unique bit decoding technique yielding lower glitch energy, higher speed and excellent accuracy over temperature and time.

Data is transferred to either of the two D/A Converter latches via a common 8-bit TTL/5 V CMOS compatible input port. The

control input DAC A/DAC B determines which D/A is to be loaded.

The device operates from a 4.5 V to 5.5 V power supply, and is TTL-compatible over this range. Power dissipation is only 10 mW. Both DACs offer excellent four quadrant multiplication characteristics, and include separate reference inputs and feedback resistors. MPS' improved latch-up resistant design eliminates the need for external protective Schottky diodes in most applications.

Specified for operation over the commercial / industrial (-40 to +85°C) temperature range, the MP7529B is available in Plastic dual-in-line (PDIP), Plastic leaded chip carrier (PLCC) and Small Outline (SOIC) packages.

SIMPLIFIED BLOCK AND TIMING DIAGRAM

MP7529B



Micro Power Systems

ORDERING INFORMATION


T-51-09-08

Package Type	Temperature Range	Part No.	Relative Accuracy	Differential Non-Linearity	Gain Error
Plastic Dip	-40 to +85°C	MP7529BJN	±1 LSB	±1 LSB	±5 LSB
Plastic Dip	-40 to +85°C	MP7529BKN	±1/2 LSB	±1 LSB	±3 LSB
Plastic Dip	-40 to +85°C	MP7529BLN	±1/4 LSB	±1 LSB	±1 LSB
SOIC	-40 to +85°C	MP7529BJS	±1 LSB	±1 LSB	±5 LSB
SOIC	-40 to +85°C	MP7529BKS	±1/2 LSB	±1 LSB	±3 LSB
PLCC	-40 to +85°C	MP7529BJP	±1 LSB	±1 LSB	±5 LSB
PLCC	-40 to +85°C	MP7529BKP	±1/2 LSB	±1 LSB	±3 LSB


PIN CONFIGURATIONS



20 Pin PDIP (0.300")



20 Pin SOIC (Jedec, 0.300")



20 Pin PLCC (0.350")

PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION
1	AGND	Analog Ground
2	IOUTA	Current Output of DAC A
3	RFBA	Internal Feedback Resistor of DAC A
4	VREFA	Reference Input Voltage of DAC A
5	DGND	Digital Ground
6	DACA/ DACP	DAC selection control
7	DB7	Data Input Bit 7 (MSB)
8	DB6	Data Bit 6
9	DB5	Data Bit 5
10	DB4	Data Bit 4

PIN NO.	NAME	DESCRIPTION
11	DB3	Data Bit 3
12	DB2	Data Bit 2
13	DB1	Data Bit 1
14	DB0	Data Bit 0 (LSB)
15	CS	Chip Select (Active Low)
16	WR	Write Enable (Active Low)
17	VDD	Power Supply
18	VREFB	Reference Input Voltage of DAC B
19	RFBB	Internal Feedback Resistor of DAC B
20	IOUTB	Current Output of DAC B



MP7529B

T-51-09-08

ELECTRICAL CHARACTERISTICS

(V_{DD} = 4.5 V to 5.5 V, Nominal V_{DD} = 5 V unless otherwise noted)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Tmax Min Max	Units	Test Conditions/Comments
STATIC PERFORMANCE (1)							
Resolution (All Grades)	N	8			8	Bits	
Integral Non-Linearity (Relative Accuracy)	INL					LSB	End Point Linearity Spec.
J			±1				
K			±1/2				
L			±1/4				
Differential Non-Linearity	DNL					LSB	All grades monotonic over full temperature range.
J			±1				
K			±1				
L			±1				
Gain Error	GE					LSB	Using Internal RFB
J			±4				
K			±2				
L			±1				
Gain Temperature Coefficient (2)	TC _{AE}		±15		±15	ppm/°C	ΔGain/ΔTemperature
Power Supply Rejection Ratio	PSRR		100		200	ppm/%	ΔGain/ΔV _{DD} , ΔV _{DD} = ± 5% V _{DD} = 4.75 V, ±5%, & 5.25 V ±5%
Output Leakage Current	I _{OLG}		±50		±200	nA	
DYNAMIC PERFORMANCE (2)							
Harmonic Distortion	THD		-95				
Digital Crosstalk	Q		30				
AC Feedthrough	F _T						
V _{REF} A to I _{OUT} A	F _{TA}		-70				
V _{REF} B to I _{OUT} B	F _{TB}		-70				
Channel-to-Channel Isolation	C _{CI}						
V _{REF} A to I _{OUT} B	C _{CIAB}		-77				
V _{REF} B to I _{OUT} A	C _{CIAB}		-77				
Glitch Energy	E _G		10				
Current Settling Time	t _S		200		250	ns	
Propagation Delay	t _{PD}		100		150	ns	From 50% of digital input to 90% of final analog output current R _L =100Ω, C _{EXT} =13pF
REFERENCE INPUT							
Input Resistance	R _{IN}	8	15		8 15	KΩ	
Input Resistance Matching			±1		±1	%	

E48

MP7529B



Micro Power Systems

T-51-09-08

ELECTRICAL CHARACTERISTICS (CONT'D)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Tmax Min	Max	Units	Test Conditions/Comments
DIGITAL INPUTS (3)								
Logical "1" Voltage	V _H	2.4		2.4		0.8	V	
Logical "0" Voltage	V _L		0.8			0.8	V	
Input Leakage Current	I _{LKG}		±1			±10	μA	
INPUT CAPACITANCE (2)								
Data	C _{IN}		10			10	pF	
Control	C _{IN}		15			15	pF	
ANALOG OUTPUTS (2)								
Output Capacitance	C _{OUTAB} C _{OUTAS}		120 50		120 50		pF pF	DAC inputs all 1's DAC inputs all 0's
POWER SUPPLY								
Supply Current	I _{DD}		1 2		1 2		mA mA	All digital inputs = 0 V or 5 V All digital inputs = V _L or V _H
TIMING SPECIFICATIONS (4)								
Chip Select to Write Set-Up Time	t _{CS}	60		80			ns	
Chip Select to Write Hold Time	t _{CH}	15		20			ns	
DAC Select to Write Set-Up Time	t _{AS}	60		80			ns	
DAC Select to Write Hold Time	t _{AH}	15		20			ns	
Data Valid to Write Set-Up Time	t _{DS}	60		80			ns	
Data Valid to Write Hold Time	t _{DH}	0		0			ns	
Write Pulse Width (5)	t _{WR}	60		80			ns	

NOTES:

- (1) Full Scale Range (FSR) is 10V for unipolar mode and ±10V for bipolar.
- (2) Guaranteed but not production tested.
- (3) Digital input levels should not go below GND or exceed the positive supply voltage, otherwise damage may occur.
- (4) See timing diagram.
- (5) t_{WR} = 40ns minimum if t_{DH} > 15ns (@T = 25°C)

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (1, 2) (TA = +25°C unless otherwise noted)

V _{DD} to AGND	0 to +7 V	V _{RFBAA} , V _{RFBAB} to AGND	±25 V
V _{DD} to DGND	0 to +7 V	Storage Temperature	-65°C to +150°C
AGND to DGND	V _{DD} +0.5 V	Lead Temperature (Soldering, 10 seconds)	+300°C
DGND to AGND	V _{DD} +0.5 V	Package Power Dissipation Rating to 75°C	
Digital Input Voltage to DGND ...	GND -0.5 to V _{DD} +0.5 V	PDIP, SOIC, PLCC	450mW
I _{OUTA} , I _{OUTB} to AGND	GND -0.5 to V _{DD} +0.5 V	Derates above 75°C	6mW/°C
V _{REFAA} , V _{REFAB} to AGND	±25 V		

NOTES:

- (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- (2) Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100μs.



T-51-09-08


MP7529B

DIGITAL INTERFACE

The digital inputs are designed to be both TTL and 5 V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than 10nA.

The control input DAC A/DAC B selects which DAC can accept data from the input port. Inputs CS and WR control the

operating mode of the selected DAC (*Table 1*). When CS and WR are both low the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to activity on DB0-DB7 (Write mode). The selected DAC latch retains the data which was present on DB0-DB7 just prior to CS or WR assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches (Hold mode).

**NOTE:**

- Timing measured from $(V_{IH} + V_{IL}) / 2$


Figure 1. Write Cycle Timing Diagram

DAC A/ DAC B	<u>CS</u>	<u>WR</u>	DAC A	DAC B
L	L	L	WRITE	HOLD
X	H	X	HOLD	HOLD
X	X	H	HOLD	HOLD

L = Low State H = High State X = Don't Care




Table 1. DAC's Mode Selection

MICROPROCESSOR INTERFACE

*Analog circuitry has been omitted for clarity
**A = Decoded 7529B DAC A Address
***A + 1 = Decoded 7529B DAC B Address

Figure 2. MP7529B Dual DAC to 6800 CPU Interface



*Analog circuitry has been omitted for clarity
**A = Decoded 7529B DAC A Address
***A + 1 = Decoded 7529B DAC B Address

Figure 3. MP7529B Dual DAC to 8085 CPU Interface

APPLICATION NOTES

Refer to Applications Section for Additional Information