

8K x 8 HIGH-SPEED CMOS STATIC RAM

July 2002

FEATURES

- High-speed access time: 10, 12, and 15 ns
- Automatic power-down when chip is deselected
- CMOS low power operation
 - 450 mW (typical) operating
 - 250 μ W (typical) standby
- TTL compatible interface levels
- Single 5V power supply
- Fully static operation: no clock or refresh required
- Three state outputs
- One Chip Enables (\overline{CE}) for increased speed

DESCRIPTION


The *ISSI* IS61C64B is a very high-speed, low power, 8192-word by 8-bit static RAM. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 10 ns with low power consumption.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 250 μ W (typical) with CMOS input levels.

Easy memory expansion is provided by using one Chip Enable input, \overline{CE} . The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.

The IS61C64B is packaged in the JEDEC standard 28-pin, 300-mil SOJ, and TSOP.



FUNCTIONAL BLOCK DIAGRAM



Copyright © 2002 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

TRUTH TABLE

| Mode | \overline{WE} | \overline{CE} | \overline{OE} | I/O Operation | V _{cc} Current |
|-----------------|-----------------|-----------------|-----------------|------------------|-------------------------------------|
| Not Selected | X | H | X | High-Z | I _{SB1} , I _{SB2} |
| (Power-down) | X | X | X | High-Z | I _{SB1} , I _{SB2} |
| Output Disabled | H | L | H | High-Z | I _{cc} |
| Read | H | L | L | D _{OUT} | I _{cc} |
| Write | L | L | X | D _{IN} | I _{cc} |

PIN CONFIGURATION
28-Pin SOJPIN CONFIGURATION
28-Pin TSOP (Type 1)

PIN DESCRIPTIONS

| | |
|-----------------|---|
| A0-A12 | Address Inputs |
| \overline{CE} | Chip Enable 1 Input |
| \overline{OE} | Output Enable Input |
| \overline{WE} | Write Enable Input |
| I/O0-I/O7 | Input/Output |
| * | Must be tied to either V _{cc} or GND |
| V _{cc} | Power |
| GND | Ground |

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Parameter | Value | Unit |
|-------------------|--------------------------------------|--------------|------|
| V _{TERM} | Terminal Voltage with Respect to GND | -0.5 to +7.0 | V |
| T _{BIAS} | Temperature Under Bias | -10 to +85 | °C |
| T _{STG} | Storage Temperature | -65 to +150 | °C |
| P _T | Power Dissipation | 1.0 | W |
| I _{OUT} | DC Output Current (LOW) | 20 | mA |

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

| Range | Ambient Temperature | Speed | V _{CC} |
|------------|---------------------|-------|-----------------|
| Commercial | 0°C to +70°C | 10 ns | 5V ± 5% |
| | | 12 ns | 5V ± 10% |
| | | 15 ns | 5V ± 10% |

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
|-----------------|----------------------------------|---|------|-----------------------|------|
| V _{OH} | Output HIGH Voltage | V _{CC} = Min., I _{OH} = -4.0 mA | 2.4 | — | V |
| V _{OL} | Output LOW Voltage | V _{CC} = Min., I _{OL} = 8.0 mA | — | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | 2.2 | V _{CC} + 0.5 | V |
| V _{IL} | Input LOW Voltage ⁽¹⁾ | | -0.5 | 0.8 | V |
| I _{LI} | Input Leakage | GND - V _{IN} - V _{CC} | -2 | 2 | μA |
| I _{LO} | Output Leakage | GND - V _{OUT} - V _{CC} , Outputs Disabled | -2 | 2 | μA |

Notes:

1. V_{IL} = -3.0V for pulse width less than 10 ns.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

| Symbol | Parameter | Test Conditions | -10ns | | -12ns | | -15ns | | Unit |
|------------------|--|--|-------|------|-------|------|-------|------|------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| I _{CC} | V _{CC} Dynamic Operating Supply Current | V _{CC} = Max., I _{OUT} = 0 mA, f = f _{MAX} | — | 185 | — | 175 | — | 135 | mA |
| I _{SB1} | TTL Standby Current (TTL Inputs) | V _{CC} = Max., V _{IN} = V _{IH} or V _{IL} CE1 • V _{IH} or CE2 • V _{IL} , f = 0 | — | 30 | — | 30 | — | 30 | mA |
| I _{SB2} | CMOS Standby Current (CMOS Inputs) | V _{CC} = Max., CE1 • V _{CC} - 0.2V, CE2 - 0.2V, V _{IN} • V _{CC} - 0.2V, or V _{IN} - 0.2V, f = 0 | — | 10 | — | 10 | — | 10 | mA |

Notes:

- At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

CAPACITANCE^(1,2)

| Symbol | Parameter | Conditions | Max. | Unit |
|------------------|--------------------|-----------------------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 8 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 10 | pF |

Notes:

- Tested initially and after any design or process changes that may affect these parameters.
- Test conditions: T_A = 25°C, f = 1 MHz, V_{CC} = 5.0V.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

| Symbol | Parameter | -10ns | | -12ns | | -15ns | | Unit |
|-----------------------------------|----------------------------------|-------|------|-------|------|-------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{RC} | Read Cycle Time | 10 | — | 12 | — | 15 | — | ns |
| t _{AA} | Address Access Time | — | 10 | — | 12 | — | 15 | ns |
| t _{OHA} | Output Hold Time | 2 | — | 2 | — | 2 | — | ns |
| t _{ACE} | \overline{CE} Access Time | — | 10 | — | 12 | — | 15 | ns |
| t _{DOE} | \overline{OE} Access Time | — | 5 | — | 6 | — | 7 | ns |
| t _{LZOE} ⁽²⁾ | \overline{OE} to Low-Z Output | 0 | — | 0 | — | 0 | — | ns |
| t _{HZOE} ⁽²⁾ | \overline{OE} to High-Z Output | — | 5 | — | 6 | — | 6 | ns |
| t _{LZCE1} ⁽²⁾ | \overline{CE} to Low-Z Output | 2 | — | 3 | — | 3 | — | ns |
| t _{HZCE} ⁽²⁾ | \overline{CE} to High-Z Output | — | 5 | — | 7 | — | 8 | ns |

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
2. Tested with the load in Figure 1b. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.

AC TEST CONDITIONS

| Parameter | Unit |
|---|-----------------------|
| Input Pulse Level | 0V to 3.0V |
| Input Rise and Fall Times | 3 ns |
| Input and Output Timing and Reference Level | 1.5V |
| Output Load | See Figures 1a and 1b |

AC TEST LOADS




Figure 1a.






Figure 1b.

AC WAVEFORMS

READ CYCLE NO. 1^(1,2)



READ CYCLE NO. 2^(1,3)



Notes:

1. \overline{WE} is HIGH for a Read Cycle.
2. The device is continuously selected. \overline{OE} , \overline{CE} = V_{IL} .
3. Address is valid prior to or coincident with \overline{CE} LOW transitions.



WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)

| Symbol | Parameter | -10ns | | -12ns | | -15ns | | Unit |
|---------------------------------|--------------------------------------|-------|------|-------|------|-------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{WC} | Write Cycle Time | 10 | — | 12 | — | 15 | — | ns |
| t _{SCE} | \overline{CE} to Write End | 9 | — | 10 | — | 12 | — | ns |
| t _{AW} | Address Setup Time to Write End | 9 | — | 10 | — | 12 | — | ns |
| t _{HA} | Address Hold from Write End | 0 | — | 0 | — | 0 | — | ns |
| t _{SA} | Address Setup Time | 0 | — | 0 | — | 0 | — | ns |
| t _{PWE⁽⁴⁾} | \overline{WE} Pulse Width | 8 | — | 8 | — | 10 | — | ns |
| t _{SD} | Data Setup to Write End | 8 | — | 8 | — | 9 | — | ns |
| t _{HD} | Data Hold from Write End | 0 | — | 0 | — | 0 | — | ns |
| t _{HZWE⁽²⁾} | \overline{WE} LOW to High-Z Output | — | 6 | — | 6 | — | 7 | ns |
| t _{LZWE⁽²⁾} | \overline{WE} HIGH to Low-Z Output | 0 | — | 0 | — | 0 | — | ns |

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
2. Tested with the load in Figure 1b. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
3. The internal write time is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

AC WAVEFORMS

WRITE CYCLE NO. 1 (\overline{WE} Controlled)^(1,2)WRITE CYCLE NO. 2 ($\overline{CE1}$, $\overline{CE2}$ Controlled)^(1,2)**Notes:**

1. The internal write time is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
2. I/O will assume the High-Z state if $\overline{OE} = V_{IH}$.

ORDERING INFORMATION**Commercial Range: 0°C to +70°C**

| Speed (ns) | Order Part No. | Package |
|-------------------|-----------------------|---------------------|
| 10 | IS61C64B-10J | 300-mil Plastic SOJ |
| | IS61C64B-10T | Plastic TSOP |
| 12 | IS61C64B-12J | 300-mil Plastic SOJ |
| | IS61C64B-12T | Plastic TSOP |
| 15 | IS61C64B-15J | 300-mil Plastic SOJ |
| | IS61C64B-15T | Plastic TSOP |