

DRAM

MT4C1M16C3
MT4LC1M16C3

FEATURES

- JEDEC- and industry-standard x16 timing, functions, pinouts and packages
- High-performance, low power CMOS silicon-gate process
- Single power supply (+3.3V ±0.3V or 5V ±10%)
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: RAS#-ONLY, CAS#-BEFORE-RAS# (CBR) and HIDDEN
- Optional Self Refresh (S) for low power data retention
- BYTE WRITE and BYTE READ access cycles
- 1,024-cycle refresh (10 row, 10 column addresses)
- 5V-tolerant inputs and I/Os on 3.3V devices

OPTIONS

- Voltage
3.3V
5V
- Packages
Plastic SOJ (400 mil)
Plastic TSOP (400 mil)
- Timing
60ns access
70ns access (3.3V only)
- Refresh Rate
Standard 16ms period
Self Refresh and 128ms period
- Part Number Example: MT4LC1M16C3TG-6

Note: The 1 Meg x 16 FPM DRAM base number differentiates the offerings in one place - MT4LC1M16C3. The third field distinguishes the low voltage offering: LC designates Vcc = 3.3V and C designates Vcc = 5V.

KEY TIMING PARAMETERS

SPEED	t _{RC}	t _{RAC}	t _{PC}	t _{AA}	t _{CAC}	t _{RP}
-6	110ns	60ns	35ns	30ns	15ns	40ns
-7	130ns	70ns	40ns	35ns	20ns	50ns


GENERAL DESCRIPTION

The 1 Meg x 16 DRAM is a randomly accessed, solid-state memory containing 16,777,216 bits organized in a x16 configuration. The 1 Meg x 16 DRAM has both BYTE WRITE and WORD WRITE access cycles via two CAS# pins

PIN ASSIGNMENT (Top View)

**42-Pin SOJ
(DA-7)**

**44/50-Pin TSOP
(DB-6)**



1 MEG x 16 FPM DRAM PART NUMBERS

PART NUMBER	Vcc	PACKAGE	REFRESH
MT4LC1M16C3DJ	3.3V	SOJ	Standard
MT4LC1M16C3DJS	3.3V	SOJ	Self
MT4LC1M16C3TG	3.3V	TSOP	Standard
MT4LC1M16C3TGS	3.3V	TSOP	Self
MT4C1M16C3DJ	5V	SOJ	Standard
MT4C1M16C3DJS	5V	SOJ	Self
MT4C1M16C3TG	5V	TSOP	Standard
MT4C1M16C3TGS	5V	TSOP	Self

(CASL# and CASH#). These function in an identical manner to a single CAS# of other DRAMs in that either CASL# or CASH# will generate an internal CAS#.

The CAS# function and timing are determined by the first CAS# (CASL# or CASH#) to transition LOW and the last CAS# to transition back HIGH. Use of only one of the two results in a BYTE access cycle. CASL# transitioning LOW selects an access cycle for the lower byte (DQ1-DQ8) and CASH# transitioning LOW selects an access cycle for the upper byte (DQ9-DQ16).

GENERAL DESCRIPTION (continued)

Each bit is uniquely addressed through the 20 address bits during READ or WRITE cycles. These are entered 10 bits (A0-A9) at a time. RAS# is used to latch the first 10 bits and CAS# the latter 10 bits. The CAS# function is determined by the first CAS# (CASL# or CASH#) to transition LOW and the last one to transition back HIGH. The CAS# function also determines whether the cycle will be a refresh cycle (RAS#-ONLY) or an active cycle (READ, WRITE or READ WRITE) once RAS# goes LOW.

The CASL# and CASH# inputs internally generate a CAS# signal functioning in an identical manner to the single CAS# input of other DRAMs. The key difference is each CAS# input (CASL# and CASH#) controls its corresponding DQ tristate logic (in conjunction with OE# and WE#). CASL# controls DQ1 through DQ8 and CASH# controls DQ9 through DQ16. The two CAS# controls give the 1 Meg x 16 DRAM BYTE WRITE cycle capabilities.


A logic HIGH on WE# dictates READ mode while a logic LOW on WE# dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE# or CAS, whichever occurs last. Taking WE# LOW will initiate

a WRITE cycle, selecting DQ1 through DQ16. If WE# goes LOW prior to CAS# going LOW, the output pin(s) remain open (High-Z) until the next CAS# cycle. If WE# goes LOW after CAS# goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as CAS# and OE# remain LOW (regardless of WE# or RAS#). This late WE# pulse results in a READ WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O. Pin direction is controlled by OE# and WE#.

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by RAS# followed by a column address strobed-in by CAS#. CAS# may be toggled-in by holding RAS# LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS# HIGH terminates the FAST PAGE MODE operation.



**Figure 1
WORD AND BYTE WRITE EXAMPLE**

REFRESH

Preserve correct memory cell data by maintaining power and executing any RAS# cycle (READ, WRITE) or RAS# refresh cycle (RAS#-ONLY, CBR, or HIDDEN) so that all 1,024 combinations of RAS# addresses are executed within $t_{REF} (MAX)$, regardless of sequence. The CBR and Extended and Self Refresh cycles will invoke the internal refresh counter for automatic RAS# addressing.


The optional Self Refresh mode is available on the "S" version. The "S" option allows the user a dynamic refresh, data retention mode at the extended refresh period of 128ms, i.e. $125\mu s$ per row when using distributed CBR refreshes. The "S" option also allows the user the choice of a fully static low-power data retention mode. The optional Self Refresh feature is initiated by performing a CBR Refresh cycle and holding RAS# LOW for the specified t_{RASS} .

The Self Refresh mode is terminated by driving RAS# HIGH for a minimum time of t_{RPS} . This delay allows for the completion of any internal refresh cycles that may be in process at the time of the RAS# LOW-to-HIGH transition. If the DRAM controller uses a distributed refresh sequence, a burst refresh is not required upon exiting Self Refresh. However, if the DRAM controller utilizes RAS#-ONLY or burst refresh sequence, all 1,024 rows must be refreshed within the average internal refresh rate prior to the resumption of normal operation.

STANDBY

Returning RAS# and CAS# HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is preconditioned for the next cycle during the RAS# HIGH time.

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

FUNCTION	RAS#	CASL#	CASH#	WE#	OE#	ADDRESSES		DQs	NOTES	
						t _R	t _C			
Standby	H	H→X	H→X	X	X	X	X	High-Z		
READ: WORD	L	L	L	H	L	ROW	COL	Data-Out		
READ: LOWER BYTE	L	L	H	H	L	ROW	COL	Lower Byte, Data-Out Upper Byte, Data-Out		
READ: UPPER BYTE	L	H	L	H	L	ROW	COL	Lower Byte, Data-Out Upper Byte, Data-Out		
WRITE: WORD (EARLY WRITE)	L	L	L	L	X	ROW	COL	Data-In		
WRITE: LOWER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z		
WRITE: UPPER BYTE (EARLY)	L	H	L	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In		
READ WRITE	L	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1	
PAGE-MODE READ	1st Cycle	L	H→L	H→L	H	L	ROW	COL	Data-Out	
	2nd Cycle	L	H→L	H→L	H	L	n/a	COL	Data-Out	
PAGE-MODE WRITE	1st Cycle	L	H→L	H→L	L	X	ROW	COL	Data-In	1
	2nd Cycle	L	H→L	H→L	L	X	n/a	COL	Data-In	1
PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1
	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1
HIDDEN REFRESH	READ	L→H→L	L	L	H	L	ROW	COL	Data-Out	
	WRITE	L→H→L	L	L	L	X	ROW	COL	Data-In	1, 2
RAS#-ONLY REFRESH	L	H	H	X	X	ROW	n/a	High-Z		
CBR REFRESH	H→L	L	L	H	X	X	X	High-Z	3	
SELF REFRESH	H→L	L	L	H	X	X	X	High-Z	3	

- NOTE:**
1. These WRITE cycles may also be BYTE WRITE cycles (either CASL# or CASH# active).
 2. EARLY WRITE only.
 3. Only one CAS# must be active (CASL# or CASH#).

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc pin Relative to Vss:
 3.3V -1V to +4.6V
 5V -1V to +7V
 Voltage on NC, Inputs or I/O pins Relative to Vss:
 3.3V -1V to +5.5V
 5V -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(Notes: 1, 2, 3)

PARAMETER/CONDITION	SYMBOL	3.3V		5V		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Supply Voltage	V _{CC}	3.0	3.6	4.5	5.5	V	
Input High Voltage: Valid Logic 1; all inputs, I/Os and any NC	V _{IH}	2.0	5.5	2.4	V _{CC} +1	V	
Input Low Voltage: Valid Logic 0; all inputs, I/Os and any NC	V _{IL}	-1.0	0.8	-0.5	0.8	V	
Input Leakage Current: Any input at V _{IN} (0V ≤ V _{IN} ≤ V _{IHMAX}); all other pins not under test = 0V	I _I	-2	2	-2	2	μA	
Output High Voltage: I _{OUT} = -2mA (3.3V), -5mA (5.0V)	V _{OH}	2.4	-	2.4	-	V	
Output Low Voltage: I _{OUT} = 2mA (3.3V), 4.2mA (5.0V)	V _{OL}	-	0.4	-	0.4	V	
Output Leakage Current: Any output at V _{OUT} (0V ≤ V _{OUT} ≤ 5.5V); DQ is disabled and in High-Z state	I _{OZ}	-5	5	-5	5	μA	

I_{CC} OPERATING CONDITIONS AND MAXIMUM LIMITS

(Notes: 1, 2, 3) ($V_{CC_{MIN}} \leq V_{CC} \leq V_{CC_{MAX}}$)

PARAMETER/CONDITION	SYM	SPEED	3.3V	5V	UNITS	NOTES
STANDBY CURRENT: TTL (RAS# = CAS# = V _{IH})	I _{CC1}	ALL	1	2	mA	
STANDBY CURRENT: CMOS (non-S version only) (RAS# = CAS# = other inputs = V _{CC} -0.2V)	I _{CC2}	ALL	500	500	μA	22
STANDBY CURRENT: CMOS (S version only) (RAS# = CAS# = other inputs = V _{CC} -0.2V)	I _{CC2}	ALL	150	150	μA	22
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS#, CAS#, address cycling: t _{RC} = t _{RC} [MIN])	I _{CC3}	-6	170	180	mA	3, 23
		-7	160	–		
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS# = V _{IL} , CAS#, address cycling: t _{PC} = t _{PC} [MIN])	I _{CC4}	-6	90	110	mA	3, 23
		-7	80	–		
REFRESH CURRENT: RAS#-ONLY Average power supply current (RAS# cycling, CAS# = V _{IH} : t _{RC} = t _{RC} [MIN])	I _{CC5}	-6	170	180	mA	3
		-7	160	–		
REFRESH CURRENT: CBR Average power supply current (RAS#, CAS#, address cycling: t _{RC} = t _{RC} [MIN])	I _{CC6}	-6	170	180	mA	3, 4
		-7	160	–		
REFRESH CURRENT: Extended (S version only) Average power supply current: CAS# = 0.2V or CBR cycling; RAS# = t _{RAS} (MIN); WE# = V _{CC} -0.2V; A0-A11, OE# and D _{IN} = V _{CC} -0.2V or 0.2V (D _{IN} may be left open)	I _{CC7}	ALL	300	300	μA	3, 4
REFRESH CURRENT: Self (S version only) Average power supply current: CBR with RAS# ≥ t _{RASS} (MIN) and CAS# held LOW; WE# = V _{CC} -0.2V; A0-A11, OE# and D _{IN} = V _{CC} -0.2V or 0.2V (D _{IN} may be left open)	I _{CC8}	ALL	300	300	μA	3, 4

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: Addresses	C _{I1}	5	pF	2
Input Capacitance: RAS#, CASL#, CASH#, WE#, OE#	C _{I2}	7	pF	2
Input/Output Capacitance: DQ	C _{I/O}	7	pF	2

AC ELECTRICAL CHARACTERISTICS

(Notes: 5, 6, 7, 8, 9, 10, 11, 12) ($V_{CC_{MIN}} \leq V_{CC} \leq V_{CC_{MAX}}$)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7*		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Access time from column address	t _{AA}		30		35	ns	
Column-address hold time (referenced to RAS#)	t _{AR}	45		55		ns	
Column-address setup time	t _{ASC}	0		0		ns	27
Row-address setup time	t _{ASR}	0		0		ns	
Column-address to WE# delay time	t _{AWD}	55		60		ns	18
Access time from CAS	t _{CAC}		15		20	ns	29
Column-address hold time	t _{CAH}	10		12		ns	27
CAS# pulse width	t _{CAS}	15	10,000	20	10,000	ns	35
CAS# LOW to "don't care" during Self Refresh	t _{CHD}	15		15		ns	
CAS# hold time (CBR Refresh)	t _{CHR}	10		15		ns	4, 28
Last CAS# going LOW to first CAS# to return HIGH	t _{CLCH}	10		10		ns	31
CAS# to output in Low-Z	t _{CLZ}	3		3		ns	26, 29
CAS# precharge time	t _{CP}	10		10		ns	32
Access time from CAS# precharge	t _{CPA}		35		40	ns	28
CAS# to RAS# precharge time	t _{CRP}	5		5		ns	28
CAS# hold time	t _{CSH}	60		70		ns	28
CAS# setup time (CBR Refresh)	t _{CSR}	5		5		ns	4, 27
CAS# to WE# delay time	t _{CWD}	40		45		ns	18, 27
Write command to CAS# lead time	t _{CWL}	15		20		ns	23, 30
Data-in hold time	t _{DH}	10		12		ns	19, 29
Data-in setup time	t _{DS}	0		0		ns	19, 29
Output disable	t _{OD}	3	15	3	20	ns	25, 26, 37
Output enable	t _{OE}		15		20	ns	30
OE# hold time from WE# during READ-MODIFY-WRITE cycle	t _{OEH}	15		20		ns	25
Output buffer turn-off delay	t _{OFF}	3	15	3	20	ns	17, 26, 29
OE# setup prior to RAS# during HIDDEN Refresh cycle	t _{ORD}	0		0		ns	
FAST-PAGE-MODE READ or WRITE cycle time	t _{PC}	35		40		ns	31
FAST-PAGE-MODE READ-WRITE cycle time	t _{PRWC}	85		95		ns	31

*3.3V only

AC ELECTRICAL CHARACTERISTICS

(Notes: 5, 6, 7, 8, 9, 10, 11, 12) ($V_{CC_{MIN}} \leq V_{CC} \leq V_{CC_{MAX}}$)


AC CHARACTERISTICS PARAMETER	SYM	-6		-7*		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Access time from RAS#	t _{RAC}		60		70	ns	
RAS# to column-address delay time	t _{RAD}	15		15		ns	15
Row-address hold time	t _{RAH}	10		10		ns	
RAS# pulse width	t _{RAS}	60	10,000	70	10,000	ns	
RAS# pulse width (FAST PAGE MODE)	t _{RASP}	60	125,000	70	125,000	ns	
RAS# pulse width (Self Refresh)	t _{RASS}	100		100		μs	
Random READ or WRITE cycle time	t _{RC}	110		130		ns	
RAS# to CAS# delay time	t _{RCD}	20		20		ns	14, 27
Read command hold time (referenced to CAS)	t _{RCH}	0		0		ns	16, 28
Read command setup time	t _{RCS}	0		0		ns	27
Refresh period (1,024 cycles)	t _{REF}		16		16	ms	
Refresh period (1,024 cycles) S version	t _{REF}		128		128	ms	
RAS# precharge time	t _{RP}	40		50		ns	
RAS# to CAS# precharge time	t _{RPC}	0		0		ns	
RAS# precharge time (Self Refresh)	t _{RPS}	110		130		ns	
Read command hold time (referenced to RAS#)	t _{RRH}	0		0		ns	16
RAS# hold time	t _{RSH}	15		20		ns	36
READ WRITE cycle time	t _{RWC}	155		180		ns	
RAS# to WE# delay time	t _{RWD}	85		95		ns	18
Write command to RAS# lead time	t _{RWL}	15		20		ns	
Transition time (rise or fall)	t _T	2	50	2	50	ns	
Write command hold time	t _{WCH}	10		12		ns	36
Write command hold time (referenced to RAS#)	t _{WCR}	45		55		ns	
WE# command setup time	t _{WCS}	0		0		ns	18, 27
Write command pulse width	t _{WP}	10		15		ns	
WE# hold time (CBR Refresh)	t _{WRH}	10		10		ns	
WE# setup time (CBR Refresh)	t _{WRP}	10		10		ns	

*3.3V only

NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{CC} = +3V$; $f = 1$ MHz.
3. I_{CC} is dependent on output loading. Specified values are obtained with minimum cycle time and the output open.
4. Enables on-chip refresh and address counters.
5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is ensured.
6. An initial pause of $100\mu s$ is required after power-up, followed by eight RAS# refresh cycles (RAS#-ONLY or CBR), before proper device operation is ensured. The eight RAS# cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
7. AC characteristics assume $t_T = 5ns$.
8. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
9. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
10. If $CAS\# = V_{IH}$, data output is High-Z.
11. If $CAS\# = V_{IL}$, data output may contain data from the last valid READ cycle.
12. Measured with a load equivalent to two TTL gates, $100pF$ and $V_{OL} = 0.8V$ and $V_{OH} = 2V$.
13. If $CAS\#$ is LOW at the falling edge of RAS#, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS# must be pulsed HIGH for t_{CP} .
14. The t_{RCD} (MAX) limit is no longer specified. t_{RCD} (MAX) was specified as a reference point only. If t_{RCD} was greater than the specified t_{RCD} (MAX) limit, then access time was controlled exclusively by t_{CAC} (t_{RAC} [MIN] no longer applied). With or without the t_{RCD} limit, t_{AA} and t_{CAC} must always be met.
15. The t_{RAD} (MAX) limit is no longer specified. t_{RAD} (MAX) was specified as a reference point only. If t_{RAD} was greater than the specified t_{RAD} (MAX) limit, then access time was controlled exclusively by t_{AA} (t_{RAC} and t_{CAC} no longer applied). With or without the t_{RAD} (MAX) limit, t_{AA} , t_{RAC} and t_{CAC} must always be met.
16. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
17. t_{OFF} (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL} .
18. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}$ (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}$ (MIN), $t_{AWD} \geq t_{AWD}$ (MIN) and $t_{CWD} \geq t_{CWD}$ (MIN), the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until CAS# or OE# goes back to V_{IH}) is indeterminate. OE# held HIGH and WE# taken LOW after CAS# goes LOW result in a LATE WRITE (OE#-controlled) cycle.
19. These parameters are referenced to CAS# leading edge in EARLY WRITE cycles and WE# leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
20. During a READ cycle, if OE# is LOW then taken HIGH before CAS# goes HIGH, Q goes open. If OE# is tied permanently LOW, LATE WRITE and READ-MODIFY-WRITE operations are not permissible and should not be attempted.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE# = LOW and OE# = HIGH.
22. All other inputs at $0.2V$ or $V_{CC} - 0.2V$.
23. Column address changed once each cycle.
24. LATE WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OE} met (OE# HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if CAS# remains LOW and OE# is taken back LOW after t_{OE} is met. If CAS# goes HIGH prior to OE# going back LOW, the DQs will remain open.
25. The DQs open during READ cycles once t_{OD} or t_{OFF} occur.
26. The 3ns minimum is a parameter guaranteed by design.
27. The first CASx edge to transition LOW.
28. The last CASx edge to transition HIGH.
29. Output parameter (DQx) is referenced to corresponding CAS# input; DQ1-DQ8 by CASL# and DQ9-DQ16 by CASH#.
30. Last falling CASx edge to first rising CASx edge.
31. Last rising CASx edge to next cycle's last rising CASx edge.
32. Last rising CASx edge to first falling CASx edge.
33. First DQs controlled by the first CASx to go LOW.
34. Last DQs controlled by the last CASx to go HIGH.
35. Each CASx must meet minimum pulse width.
36. Last CASx to go LOW.
37. All DQs controlled, regardless CASL# and CASH#.

READ CYCLE




TIMING PARAMETERS

SYMBOL	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t_{AA}		30		35	ns
t_{AR}	45		55		ns
t_{ASC}	0		0		ns
t_{ASR}	0		0		ns
t_{CAC}		15		20	ns
t_{CAH}	10		12		ns
t_{CAS}	15	10,000	20	10,000	ns
t_{CLCH}	10		10		ns
t_{CLZ}	3		3		ns
t_{CRP}	5		5		ns
t_{CSH}	60		70		ns
t_{OD}	3	15	3	20	ns
t_{OE}		15		20	ns

SYMBOL	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t_{OFF}	3	15	3	20	ns
t_{RAC}		60		70	ns
t_{RAD}	15		15		ns
t_{RAH}	10		10		ns
t_{RAS}	60	10,000	70	10,000	ns
t_{RC}	110		130		ns
t_{RCD}	20		20		ns
t_{RCH}	0		0		ns
t_{RCS}	0		0		ns
t_{RP}	40		50		ns
t_{RRH}	0		0		ns
t_{RSH}	15		20		ns

EARLY WRITE CYCLE




TIMING PARAMETERS

SYMBOL	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t_{AR}	45		55		ns
t_{ASC}	0		0		ns
t_{ASR}	0		0		ns
t_{CAH}	10		12		ns
t_{CAS}	15	10,000	20	10,000	ns
t_{CLCH}	10		10		ns
t_{CRP}	5		5		ns
t_{CSH}	60		70		ns
t_{CWL}	15		20		ns
t_{DH}	10		12		ns
t_{DS}	0		0		ns
t_{RAD}	15		15		ns

SYMBOL	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t_{RAH}	10		10		ns
t_{RAS}	60	10,000	70	10,000	ns
t_{RC}	110		130		ns
t_{RCD}	20		20		ns
t_{RP}	40		50		ns
t_{RSH}	15		20		ns
t_{RWL}	15		20		ns
t_{WCH}	10		12		ns
t_{WCR}	45		55		ns
t_{WCS}	0		0		ns
t_{WP}	10		15		ns

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE cycles)




TIMING PARAMETERS

SYMBOL	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t_{AA}		30		35	ns
t_{AR}	45		55		ns
t_{ASC}	0		0		ns
t_{ASR}	0		0		ns
t_{AWD}	55		60		ns
t_{CAC}		15		20	ns
t_{CAH}	10		12		ns
t_{CAS}	15	10,000	20	10,000	ns
t_{CLCH}	10		10		ns
t_{CLZ}	3		3		ns
t_{CRP}	5		5		ns
t_{CSH}	60		70		ns
t_{CWD}	40		45		ns
t_{CWL}	15		20		ns
t_{DH}	10		12		ns
t_{DS}	0		0		ns

SYMBOL	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t_{OD}	3	15	3	20	ns
t_{OE}		15		20	ns
t_{OEH}	15		20		ns
t_{RAC}		60		70	ns
t_{RAD}	15		15		ns
t_{RAH}	10		10		ns
t_{RAS}	60	10,000	70	10,000	ns
t_{RCD}	20		20		ns
t_{RCS}	0		0		ns
t_{RP}	40		50		ns
t_{RSH}	15		20		ns
t_{RWC}	155		180		ns
t_{RWD}	85		95		ns
t_{RWL}	15		20		ns
t_{WP}	10		15		ns

FAST-PAGE-MODE READ CYCLE




TIMING PARAMETERS

SYMBOL	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
tAA		30		35	ns
tAR	45		55		ns
tASC	0		0		ns
tASR	0		0		ns
tCAC		15		20	ns
tCAH	10		12		ns
tCAS	15	10,000	20	10,000	ns
tCLCH	10		10		ns
tCLZ	3		3		ns
tCP	10		10		ns
tCPA		35		40	ns
tCRP	5		5		ns
tCSH	60		70		ns
tOD	3	15	3	20	ns

SYMBOL	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
tOE		15		20	ns
tOFF	3	15	3	20	ns
tPC	35		40		ns
tRAC		60		70	ns
tRAD	15		15		ns
tRAH	10		10		ns
tRASP	60	125,000	70	125,000	ns
tRCD	20		20		ns
tRCH	0		0		ns
tRCS	0		0		ns
tRP	40		50		ns
tRRH	0		0		ns
tRSH	15		20		ns

FAST-PAGE-MODE READ-WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE cycles)




TIMING PARAMETERS

SYMBOL	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t_{AA}		30		35	ns
t_{AR}	45		55		ns
t_{ASC}	0		0		ns
t_{ASR}	0		0		ns
t_{AWD}	55		60		ns
t_{CAC}		15		20	ns
t_{CAH}	10		12		ns
t_{CAS}	15	10,000	20	10,000	ns
t_{CLCH}	10		10		ns
t_{CLZ}	3		3		ns
t_{CP}	10		10		ns
t_{CPA}		35		40	ns
t_{CRP}	5		5		ns
t_{CSH}	60		70		ns
t_{CWD}	40		45		ns
t_{CWL}	15		20		ns
t_{DH}	10		12		ns

SYMBOL	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t_{DS}	0		0		ns
t_{OD}	3	15	3	20	ns
t_{OE}		15		20	ns
t_{OEHL}	15		20		ns
t_{PC}	35		40		ns
t_{PRWC}	85		95		ns
t_{RAC}		60		70	ns
t_{RAD}	15		15		ns
t_{RAH}	10		10		ns
t_{RASP}	60	125,000	70	125,000	ns
t_{RCD}	20		20		ns
t_{RCS}	0		0		ns
t_{RP}	40		50		ns
t_{RSH}	15		20		ns
t_{RWD}	85		95		ns
t_{RWL}	15		20		ns
t_{WP}	10		15		ns

NOTE: 1. t_{PC} is for LATE WRITE only.

**FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)**



DON'T CARE
 UNDEFINED


TIMING PARAMETERS

SYMBOL	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t _{AA}		30		35	ns
t _{AR}	45		55		ns
t _{ASC}	0		0		ns
t _{ASR}	0		0		ns
t _{CAC}		15		20	ns
t _{CAH}	10		12		ns
t _{CAS}	15	10,000	20	10,000	ns
t _{CLZ}	3		3		ns
t _{CP}	10		10		ns
t _{CRP}	5		5		ns
t _{CSH}	60		70		ns
t _{CWL}	15		20		ns
t _{DH}	10		12		ns
t _{DS}	0		0		ns


SYMBOL	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t _{OFF}	3	15	3	20	ns
t _{PC}	35		40		ns
t _{RAC}		60		70	ns
t _{RAD}	15		15		ns
t _{RAH}	10		10		ns
t _{RASP}	60	125,000	70	125,000	ns
t _{RCD}	20		20		ns
t _{RCS}	0		0		ns
t _{RP}	40		50		ns
t _{RSH}	15		20		ns
t _{RWL}	15		20		ns
t _{WCH}	10		12		ns
t _{WCS}	0		0		ns
t _{WP}	10		15		ns



NOTE: 1. t_{PC} is for LATE WRITE only.

RAS#-ONLY REFRESH CYCLE
(OE# and WE# = DON'T CARE)



CBR REFRESH CYCLE
(Addresses and OE# = DON'T CARE)




 DON'T CARE
 UNDEFINED

TIMING PARAMETERS

SYMBOL	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t _{ASR}	0		0		ns
t _{CHR}	10		15		ns
t _{CP}	10		10		ns
t _{CRP}	5		5		ns
t _{CSR}	5		5		ns
t _{RAH}	10		10		ns

SYMBOL	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t _{RAS}	60	10,000	70	10,000	ns
t _{RC}	110		130		ns
t _{RP}	40		50		ns
t _{RPC}	0		0		ns
t _{WRH}	10		10		ns
t _{WRP}	10		10		ns

HIDDEN REFRESH CYCLE ²¹
(WE# = HIGH; OE# = LOW)




TIMING PARAMETERS

SYMBOL	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
tAA		30		35	ns
tAR	45		55		ns
tASC	0		0		ns
tASR	0		0		ns
tCAC		15		20	ns
tCAH	10		12		ns
tCHR	10		15		ns
tCLZ	3		3		ns
tCRP	5		5		ns
tOD	3	15	3	20	ns

SYMBOL	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
tOE		15		20	ns
tOFF	3	15	3	20	ns
tORD	0		0		ns
tRAC		60		70	ns
tRAD	15		15		ns
tRAH	10		10		ns
tRAS	60	10,000	70	10,000	ns
tRCD	20		20		ns
tRP	40		50		ns
tRSH	15		20		ns

SELF REFRESH CYCLE
(Addresses and OE# = DON'T CARE)




TIMING PARAMETERS

SYMBOL	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t_{CHD}	15		15		ns
t_{CLCH}	10		10		ns
t_{CP}	10		10		ns
t_{CSR}	5		5		ns
t_{RASS}	100		100		μ s

SYMBOL	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t_{RP}	40		50		ns
t_{RPC}	0		0		ns
t_{RPS}	110		130		ns
t_{WRH}	10		10		ns
t_{WRP}	10		10		ns


- NOTE:**
- Once t_{RASS} (MIN) is met and RAS# remains LOW, the DRAM will enter Self Refresh mode.
 - Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

**42-PIN PLASTIC SOJ (400 mil)
DA-7**



- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**44/50-PIN PLASTIC TSOP (400 mil)
DB-6**



- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.