

NTD20N03L27, NVD20N03L27

MOSFET –Power, N-Channel, DPAK

20 A, 30 V

This logic level vertical power MOSFET is a general purpose part that provides the “best of design” available today in a low cost power package. Avalanche energy issues make this part an ideal design in. The drain-to-source diode has a ideal fast but soft recovery.

Features

- Ultra-Low $R_{DS(on)}$, Single Base, Advanced Technology
- SPICE Parameters Available
- Diode is Characterized for use in Bridge Circuits
- I_{DSS} and $V_{DS(on)}$ Specified at Elevated Temperatures
- High Avalanche Energy Specified
- ESD JEDAC rated HBM Class 1, MM Class A, CDM Class 0
- NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

Typical Applications

- Power Supplies
- Inductive Loads
- PWM Motor Controls
- Replaces MTD20N03L in many Applications

MAXIMUM RATINGS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

| Rating | Symbol | Value | Unit |
|---|-----------------|------------|---------------------------|
| Drain-to-Source Voltage | V_{DSS} | 30 | Vdc |
| Drain-to-Gate Voltage ($R_{GS} = 1.0\text{ M}\Omega$) | V_{DGR} | 30 | Vdc |
| Gate-to-Source Voltage | V_{GS} | ± 20 | Vdc |
| – Continuous | V_{GS} | ± 24 | |
| – Non-Repetitive ($t_p \leq 10\text{ ms}$) | | | |
| Drain Current | I_D | 20 | Adc |
| – Continuous @ $T_A = 25^\circ\text{C}$ | I_D | 16 | |
| – Continuous @ $T_A = 100^\circ\text{C}$ | I_{DM} | 60 | Apk |
| – Single Pulse ($t_p \leq 10\text{ }\mu\text{s}$) | | | |
| Total Power Dissipation @ $T_A = 25^\circ\text{C}$ | P_D | 74 | W |
| Derate above 25°C | | 0.6 | W/ $^\circ\text{C}$ |
| Total Power Dissipation @ $T_C = 25^\circ\text{C}$ (Note 1) | | 1.75 | |
| Operating and Storage Temperature Range | T_J, T_{stg} | -55 to 150 | $^\circ\text{C}$ |
| Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ($V_{DD} = 30\text{ Vdc}$, $V_{GS} = 5\text{ Vdc}$, $L = 1.0\text{ mH}$, $I_{L(pk)} = 24\text{ A}$, $V_{DS} = 34\text{ Vdc}$) | E_{AS} | 288 | mJ |
| Thermal Resistance | $R_{\theta JC}$ | 1.67 | $^\circ\text{C}/\text{W}$ |
| – Junction-to-Case | $R_{\theta JA}$ | 100 | |
| – Junction-to-Ambient (Note 1) | $R_{\theta JA}$ | 71.4 | |
| Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds | T_L | 260 | $^\circ\text{C}$ |



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



ON Semiconductor®


<http://onsemi.com>

20 A, 30 V, $R_{DS(on)} = 27\text{ m}\Omega$



**DPAK
CASE 369C
STYLE 2**

MARKING DIAGRAM & PIN ASSIGNMENTS



A = Assembly Location*
20N3L = Device Code
Y = Year
WW = Work Week
G = Pb-Free Package

* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

NTD20N03L27, NVD20N03L27

1. When surface mounted to an FR4 board using the minimum recommended pad size and repetitive rating; pulse width limited by maximum junction temperature.

NTD20N03L27, NVD20N03L27

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
|----------------|--------|-----|-----|-----|------|
|----------------|--------|-----|-----|-----|------|

OFF CHARACTERISTICS

| | | | | | |
|---|----------------------|---------|---------|-----------|--------------|
| Drain-to-Source Breakdown Voltage (Note 2) (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive) | V _{(BR)DSS} | 30 – | – 43 | – – | Vdc mV/°C |
| Zero Gate Voltage Drain Current (V _{DS} = 30 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 30 Vdc, V _{GS} = 0 Vdc, T _J = 150°C) | I _{DSS} | – – | – – | 10 100 | μAdc |
| Gate-Body Leakage Current (V _{GS} = ±20 Vdc, V _{DS} = 0 Vdc) | I _{GSS} | – | – | ±100 | nAdc |

ON CHARACTERISTICS (Note 2)

| | | | | | |
|--|---------------------|----------|--------------|-----------|--------------|
| Gate Threshold Voltage (Note 2) (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficient (Negative) | V _{GS(th)} | 1.0 – | 1.6 5.0 | 2.0 – | Vdc mV/°C |
| Static Drain-to-Source On-Resistance (Note 2) (V _{GS} = 4.0 Vdc, I _D = 10 Adc) (V _{GS} = 5.0 Vdc, I _D = 10 Adc) | R _{DS(on)} | – – | 28 23 | 31 27 | mΩ |
| Static Drain-to-Source On-Voltage (Note 2) (V _{GS} = 5.0 Vdc, I _D = 20 Adc) (V _{GS} = 5.0 Vdc, I _D = 10 Adc, T _J = 150°C) | V _{DS(on)} | – – | 0.48 0.40 | 0.54 – | Vdc |
| Forward Transconductance (Note 2) (V _{DS} = 5.0 Vdc, I _D = 10 Adc) | g _{FS} | – | 21 | – | mhos |

DYNAMIC CHARACTERISTICS

| | | | | | | |
|----------------------|---|------------------|---|------|------|----|
| Input Capacitance | (V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz) | C _{iss} | – | 1005 | 1260 | pF |
| Output Capacitance | | C _{oss} | – | 271 | 420 | |
| Transfer Capacitance | | C _{rss} | – | 87 | 112 | |

SWITCHING CHARACTERISTICS (Note 3)

| | | | | | | |
|---------------------|---|---------------------|-----|------|------|----|
| Turn-On Delay Time | (V _{DD} = 20 Vdc, I _D = 20 Adc, V _{GS} = 5.0 Vdc, R _G = 9.1 Ω) (Note 2) | t _{d(on)} | – | 17 | 25 | ns |
| Rise Time | | t _r | – | 137 | 160 | |
| Turn-Off Delay Time | | t _{d(off)} | – | 38 | 45 | |
| Fall Time | | t _f | – | 31 | 40 | |
| Gate Charge | (V _{DS} = 48 Vdc, I _D = 15 Adc, V _{GS} = 10 Vdc) (Note 2) | Q _T | – | 13.8 | 18.9 | nC |
| | Q ₁ | – | 2.8 | – | | |
| | Q ₂ | – | 6.6 | – | | |

SOURCE-DRAIN DIODE CHARACTERISTICS

| | | | | | | |
|--------------------------------|---|-----------------|--------|------------|-----------|-----|
| Forward On-Voltage | (I _S = 20 Adc, V _{GS} = 0 Vdc) (Note 2) (I _S = 20 Adc, V _{GS} = 0 Vdc, T _J = 125°C) | V _{SD} | – – | 1.0 0.9 | 1.15 – | Vdc |
| Reverse Recovery Time | (I _S = 15 Adc, V _{GS} = 0 Vdc, di _S /dt = 100 A/μs) (Note 2) | t _{rr} | – | 23 | – | ns |
| | | t _a | – | 13 | – | |
| | | t _b | – | 10 | – | |
| Reverse Recovery Stored Charge | | Q _{RR} | – | 0.017 | – | μC |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|-----------------|-------------------|-----------------------|
| NTD20N03L27T4G | DPAK (Pb-Free) | 2500 / Tape & Reel |
| NVD20N03L27T4G* | DPAK (Pb-Free) | 2500 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.

NTD20N03L27, NVD20N03L27




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current and Temperature




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

NTD20N03L27, NVD20N03L27




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Avalanche Energy vs. Starting Junction Temperature


MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS




DPAK (SINGLE GAUGE) CASE 369C ISSUE G

DATE 31 MAY 2023

SCALE 1:1



TOP VIEW




SIDE VIEW

NOTES:

1. DIMENSIONING AND TOLERANCING ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCHES
3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3, AND Z.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
7. OPTIONAL MOLD FEATURE.


| DIM | INCHES | | MILLIMETERS | |
|-----|--------|-------|-------------|-------|
| | MIN. | MAX. | MIN. | MAX. |
| A | 0.086 | 0.094 | 2.18 | 2.38 |
| A1 | 0.000 | 0.005 | 0.00 | 0.13 |
| b | 0.025 | 0.035 | 0.63 | 0.89 |
| b2 | 0.028 | 0.045 | 0.72 | 1.14 |
| b3 | 0.180 | 0.215 | 4.57 | 5.46 |
| c | 0.018 | 0.024 | 0.46 | 0.61 |
| c2 | 0.018 | 0.024 | 0.46 | 0.61 |
| D | 0.235 | 0.245 | 5.97 | 6.22 |
| E | 0.250 | 0.265 | 6.35 | 6.73 |
| e | 0.090 | BSC | 2.29 | BSC |
| H | 0.370 | 0.410 | 9.40 | 10.41 |
| L | 0.055 | 0.070 | 1.40 | 1.78 |
| L1 | 0.114 | REF | 2.90 | REF |
| L2 | 0.020 | BSC | 0.51 | BSC |
| L3 | 0.035 | 0.050 | 0.89 | 1.27 |
| L4 | ---- | 0.040 | --- | 1.01 |
| Z | 0.155 | ---- | 3.93 | --- |



BOTTOM VIEW

BOTTOM VIEW

ALTERNATE CONSTRUCTIONS




RECOMMENDED MOUNTING FOOTPRINT*

*FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERM/D.

- | | | | | |
|--|--|---|---|--|
| <p>STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR</p> | <p>STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN</p> | <p>STYLE 3: PIN 1. ANODE 2. CATHODE 3. ANODE 4. CATHODE</p> | <p>STYLE 4: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE</p> | <p>STYLE 5: PIN 1. GATE 2. ANODE 3. CATHODE 4. ANODE</p> |
| <p>STYLE 6: PIN 1. MT1 2. MT2 3. GATE 4. MT2</p> | <p>STYLE 7: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR</p> | <p>STYLE 8: PIN 1. N/C 2. CATHODE 3. ANODE 4. CATHODE</p> | <p>STYLE 9: PIN 1. ANODE 2. CATHODE 3. RESISTOR ADJUST 4. CATHODE</p> | <p>STYLE 10: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. ANODE</p> |

GENERIC MARKING DIAGRAM*



- XXXXXX = Device Code
- A = Assembly Location
- L = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| | | |
|------------------|---------------------|---|
| DOCUMENT NUMBER: | 98AON10527D | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION: | DPAK (SINGLE GAUGE) | PAGE 1 OF 1 |

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

