







SN74AHC1G00

SCLS313P - MARCH 1996 - REVISED OCTOBER 2023

SN74AHC1G00 Single 2-Input Positive-NAND Gate

1 Features

Texas

INSTRUMENTS

- Operating range: 2 V to 5.5 V
- Maximum t_{pd} of 6.5 ns at 5 V ٠
- Low power consumption: maximum I_{CC} of 10 μA ٠
- ±8-mA output drive at 5 V ٠
- Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and fall time
- Latch-up performance exceeds 250 mA per JESD 17

2 Applications

- Enable or disable a digital signal
- Controlling an indicator LED
- Translation between communication modules and system controllers



The SN74AHC1G00 performs the Boolean function $Y = \overline{A \cdot B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE ⁽²⁾
	DBV (SOT-23, 5)	2.9 mm x 2.8 mm	2.9 mm x 1.6 mm
SN74AHC1G00	DCK (SC-70, 5)	2 mm x 2.1 mm	2 mm × 1.25 mm
	DRL (SOT, 5)	1.6 mm × 1.6 mm	1.6 mm × 1.2 mm

- For all available packages, see the orderable addendum at (1) the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Logic Diagram (Positive Logic)





Page

Page

Table of Contents

1 Features	1 8.1 Overview
2 Applications	
3 Description	
4 Revision History	
5 Pin Configuration and Functions	9 Application and Implementation10
6 Specifications	4 9.1 Typical Application10
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	4 9.3 Layout
6.3 Recommended Operating Conditions	
6.4 Thermal Information	5 10.1 Documentation Support13
6.5 Electrical Characteristics	5 10.2 Receiving Notification of Documentation Updates13
6.6 Switching Characteristics: V _{CC} = 3.3 V ± 0.3 V	10.3 Support Resources
6.7 Switching Characteristics: V _{CC} = 5 V ± 0.5 V	7 10.4 Trademarks13
6.8 Operating Characteristics	7 10.5 Electrostatic Discharge Caution
6.9 Typical Characteristics	7 10.6 Glossary13
7 Parameter Measurement information	11 Mechanical, Packaging, and Orderable
8 Detailed Description	9 Information

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision O (April 2016) to Revision P (October 2023)


- Updated thermal values for DCK package from R0JA = 276.53 to 289.2, R0JC(top) = 118.5 to 205.8, R0JB = 62.8 to 176.2, ΨJT = 6.7 to 117.6, ΨJB = 62.1 to 175.1, RθJC(bot) = N/A, all values in °C/W5

Changes from Revision N (May 2013) to Revision O (April 2016)

Added Package Information table, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.1



5 Pin Configuration and Functions






Figure 5-2. DCK Package 5-Pin SC70 Top View

Figure 5-1. DBV Package 5-Pin SOT-23 Top View




Figure 5-3. DRL Package 5-Pin SOT Top View

Table 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		DESCRIPTION
1	A	I	A input
2	В	I	B input
3	GND	_	Ground
4	Y	0	Output
5	V _{CC}	_	Power

(1) Signal Types: I = Input, O = Output, I/O = Input or Output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
V _I ⁽²⁾	Input voltage	Input voltage		7	V
V _O ⁽²⁾	Output voltage	Output voltage		V _{CC} + 0.5	V
I _{IK}	Input clamp current	(V ₁ < 0)		-20	mA
I _{OK}	Output clamp current	$(V_{O} < 0 \text{ or } V_{O} > V_{CC})$		±20	mA
I _O	Continuous output current	$(V_{O} = 0 \text{ to } V_{CC})$		±25	mA
	Continuous current through V_{CC} or	GND		±50	mA
TJ	Maximum junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000		
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
V _{IH}	High-level input voltage	V _{CC} = 3 V	2.1		V
		V _{CC} = 5.5 V	3.85		
		V _{CC} = 2 V		0.5	
V _{IL}	Low-level input voltage	V _{CC} = 3 V		0.9	V
		V _{CC} = 5.5 V		1.65	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 2 V		-50	μA
I _{OH}	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	mA
		$V_{CC} = 5 V \pm 0.5 V$		-8	ША
		V _{CC} = 2 V		50	μA
I _{OL}	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	mA
		$V_{CC} = 5 V \pm 0.5 V$		8	ША
Δt/Δv	Input transition rise or fell rate	$V_{CC} = 3.3 V \pm 0.3 V$		100	ns/V
Δι/Δν	Input transition rise or fall rate $V_{CC} = 5 V \pm 0.$			20	115/ V



6.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
T _A	Operating free-air temperature	-40	125	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.

6.4 Thermal Information

			SN74AHC1G00				
THERMAL METRIC ⁽¹⁾		DBV (SOT-23)	DCK (SC70)	DRL (SOT)	UNIT		
		5 PINS	5 PINS	5 PINS			
R _{θJA}	Junction-to-ambient thermal resistance	240	289.2	256	°C/W		
R _{0JC(top)}	Junction-to-case (top) thermal resistance	174.5	205.8	130	°C/W		
R _{θJB}	Junction-to-board thermal resistance	73.7	176.2	152	°C/W		
ΨJT	Junction-to-top characterization parameter	54.9	117.6	9.9	°C/W		
Ψјв	Junction-to-board characterization parameter	72.9	175.1	152	°C/W		
R _{0JC(bot)}	Junction-to-case (bot) thermal resistance	N/A	N/A	N/A	°C/W		

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER ⁽¹⁾	TEST CO	NDITIONS	Vcc	MIN	TYP	MAX	UNIT
		T _A = 25°C		1.9	2		
		$T_A = -40^{\circ}C$ to +85°C	2 V	1.9			
		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		1.9			
		T _A = 25°C		2.9	3		
	Ι _{ΟΗ} = –50 μΑ	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	3 V	2.9			- - - - - -
		$T_A = -40^{\circ}C$ to $+125^{\circ}C$	1	2.9			
		T _A = 25°C	4.5 V	4.4	4.5		
V _{OH} High level output voltage		$T_A = -40^{\circ}C$ to +85°C		4.4			
		$T_A = -40^{\circ}C$ to $+125^{\circ}C$		4.4			
		T _A = 25°C		2.58			
	I _{OH} = –4 mA	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	3 V	2.48			
		$T_A = -40^{\circ}C$ to $+125^{\circ}C$		2.48			-
		T _A = 25°C		3.94			
	I _{OH} = –8 mA	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	4.5 V	3.8			
		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		3.8			



6.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER ⁽¹⁾	TEST CO	NDITIONS	V _{cc}	MIN TYP MAX	UNIT
			T _A = 25°C		0.1	
			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	2 V	0.1	
T _A = 25°C	0.1					
	0.1					
		I _{OL} = 50 μA	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	3 V	0.1	
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		0.1	
			T _A = 25°C		0.1	
V _{OL}	$ \begin{array}{c c} \mbox{Intermediate large current} \\ \mbox{Input leakage current} \\ Input leak$	V				
			$T_A = -40^{\circ}C$ to $+125^{\circ}C$		0.1	
			T _A = 25°C		0.36	-
		I _{OL} = 4 mA	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		0.44	
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		0.44	
			T _A = 25°C		0.36	
		I _{OL} = 8 mA	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		0.44	
		$ \begin{array}{ c c c c c } & & & & & & & & & & & & & & & & & & &$				
			T _A = 25°C	0.11	±0.1	
I _I	Input leakage current	V _I = 5.5 V or GND	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-	±1	μA
			$T_A = -40^{\circ}C$ to +125°C		±1	
			T _A = 25°C		1	
I _{CC}	Supply current	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	5.5 V	10	μA
			$T_A = -40^{\circ}C$ to $+125^{\circ}C$		10	
			T _A = 25°C		2 10	
Ci	Input Capacitance	V _I = V _{CC} or GND	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	5 V	10	pF
			$T_A = -40^{\circ}C$ to $+125^{\circ}C$		10	

(1) Recommended $T_A = -40^{\circ}C$ to $+125^{\circ}C$

6.6 Switching Characteristics: V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	T _A ⁽¹⁾	MIN	ТҮР	MAX	UNIT
				25°C		5.5	7.9	
t _{PLH}				-40°C to +85°C	1		9.5	
	A or B	Y	C _L = 15 pF	-40°C to +125°C	1		10.5	ns
t _{PHL}	AOLP	Ť	τ C _L – 15 pr	25°C		5.5	7.9	115
				-40°C to +85°C	1		9.5	
				-40°C to +125°C	1		10.5	
				25°C		8	11.4	
t _{PLH}			0 50 5	-40°C to +85°C	1		13	
	A or B	Y		-40°C to +125°C	1		14	ns
	AUB	Ĭ	C _L = 50 pF	25°C		8	11.4	115
t _{PHL}				-40°C to +85°C	1		13	
				-40°C to +125°C	1		14	

(1) Recommended $T_A = -40^{\circ}C$ to +125°C



6.7 Switching Characteristics: $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	T _A ⁽¹⁾	MIN	ТҮР	MAX	UNIT
				25°C		3.7	5.5	
t _{PLH}				–40°C to +85°C	1		6.5	
	A or B	Y	C = 15 pE	-40°C to +125°C	1		7	ns
t _{PHL}	AOID	Ţ	Y C _L = 15 pF	25°C		3.7	5.5	115
				-40°C to +85°C	1		6.5	
				-40°C to +125°C	1		7	
			Y C _L = 50 pF	25°C		5.2	7.5	
t _{PLH}				-40°C to +85°C	1		6.5	
	A or D	V		-40°C to +125°C	1		9	
	A or B	Y		25°C		5.2	7.5	ns
t _{PHL}				-40°C to +85°C	1		6.5	
				–40°C to +125°C	1		9	

(1) Recommended $T_A = -40^{\circ}C$ to +125°C

6.8 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
C _{pd}	Power dissipation capacitance	No load, f = 1 MHz		9.5		pF

6.9 Typical Characteristics





Figure 6-1. Propagation Delay vs Temperature



7 Parameter Measurement information



A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_Q = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview

The SN74AHC1G00 device performs the NAND Boolean function $Y = \overline{A \times B}$ or $Y = \overline{A} + \overline{B}$ in positive logic. The device has a wide operating range of V_{CC} from 2 V to 5 V.

8.2 Functional Block Diagram



Figure 8-1. Logic Diagram (Positive Logic)

8.3 Feature Description

The SN74AHC1G00 device has wide operating voltage range for logic system from 2 V to 5 V. The low propagation delay allows fast switching and higher speeds of operation. In addition, the low power consumption of 10-uA (maximum) makes this device a good choice for portable and battery power-sensitive applications. The Schmitt trigger action on all inputs have noise rejection capabilities.

8.4 Device Functional Modes

INPU	OUTPUT ⁽²⁾								
Α	В	Y							
Н	Н	L							
L	Х	Н							
Х	L	Н							

Table	8-1	Function	Table
Table	0-1.	i unction	Table

(1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care

(2) H = Driving High, L = Driving Low, Z = High Impedance State



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Typical Application




Figure 9-1. Typical Application

9.1.1 Design Requirements

This SN74AHC1G00 device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads. Routing and load conditions must be considered to prevent ringing.

9.1.2 Detailed Design Procedure

- Recommended input conditions:
 - Specified high and low levels. See V_{IH} and V_{IL} in Section 6.3.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- Recommended output conditions:
 - Load currents must not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC}.



9.1.3 Application Curve




Figure 9-2. Propagation Delay vs Temperature

9.2 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Section 6.3.*

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor; if there are multiple V_{CC} terminals, then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor must be installed as close as possible to the power terminal for best results.



9.3 Layout

9.3.1 Layout Guidelines

When using multiple bit logic devices inputs must not ever float.

In many cases, functions or parts of functions of digital logic devices are unused. For example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. The following are the rules must be observed under all circumstances.

All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver has an output enable pin, it disables the outputs section of the part when asserted. This does not disable the input section of the input and output, so they also cannot float when disabled.

9.3.2 Layout Example



Figure 9-3. Layout Recommendation



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Introduction to Logic application report
- Texas Instruments, Implications of Slow or Floating CMOS Inputsapplication note

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74AHC1G00DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(A003, A00G, A00J, A00L, A00S)	Samples
SN74AHC1G00DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A00G	Samples
SN74AHC1G00DCK3	ACTIVE	SC70	DCK	5	3000	RoHS & Non-Green	SNBI	Level-1-260C-UNLIM	-40 to 125	AAY	Samples
SN74AHC1G00DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(AA3, AAG, AAJ, AA L, AAS)	Samples
SN74AHC1G00DCKRE4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AA3	Samples
SN74AHC1G00DCKRG4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AA3	Samples
SN74AHC1G00DCKTG4	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AA3	Samples
SN74AHC1G00DRLR	ACTIVE	SOT-5X3	DRL	5	4000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(AAB, AAS)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHC1G00 :

Automotive : SN74AHC1G00-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC1G00DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1G00DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74AHC1G00DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1G00DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHC1G00DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AHC1G00DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHC1G00DCKTG4	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHC1G00DRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Oct-2023



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
SN74AHC1G00DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0			
SN74AHC1G00DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0			
SN74AHC1G00DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0			
SN74AHC1G00DCKR	SC70	DCK	5	3000	180.0	180.0	18.0			
SN74AHC1G00DCKR	SC70	DCK	5	3000	180.0	180.0	18.0			
SN74AHC1G00DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0			
SN74AHC1G00DCKTG4	SC70	DCK	5	250	180.0	180.0	18.0			
SN74AHC1G00DRLR	SOT-5X3	DRL	5	4000	202.0	201.0	28.0			

DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.



DCK0005A

EXAMPLE BOARD LAYOUT

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DCK0005A

EXAMPLE STENCIL DESIGN

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Board assembly site may have different recommendations for stencil design.



^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DRL0005A



PACKAGE OUTLINE

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-293 Variation UAAD-1



DRL0005A

EXAMPLE BOARD LAYOUT

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DRL0005A

EXAMPLE STENCIL DESIGN

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated