







SN54AC574, SN74AC574

## SCAS541F - OCTOBER 1995 - REVISED AUGUST 2023

# SNx4AC574 Octal D-Type Edge-Triggered Flip-Flops with 3-State Outputs

#### 1 Features

- Operation of 2-V to 6-V V<sub>CC</sub>
- Inputs accept voltages to 6 V
- Max t<sub>pd</sub> of 8.5 ns at 5 V
- 3-state outputs drive bus lines directly


### 2 Description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

### **Device Information**

PART NUMBER	PACKAGE <sup>1</sup>	BODY SIZE <sup>2</sup>		
	DB (SSOP, 20)	7.2 mm × 5.30 mm		
SNx4AC574	DW (SOIC, 20)	12.80 mm × 7.50 mm		
SINX4AC574	N (PDIP, 20)	24.33 mm × 6.35 mm		
	PW (TSSOP, 20)	6.50 mm × 4.40 mm		

- 1. For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



To Seven Other Channels Logic Diagram (Positive Logic)



### **Table of Contents**

1 Features1	6 Parameter Measurement Information7
2 Description1	7 Detailed Description8
3 Revision History2	7.1 Overview8
4 Pin Configuration and Functions3	7.2 Functional Block Diagram8
5 Specifications4	7.3 Device Functional Modes8
5.1 Absolute Maximum Ratings4	8 Device and Documentation Support9
5.2 Recommended Operating Conditions4	8.1 Documentation Support (Analog)9
5.3 Thermal Information4	8.2 Receiving Notification of Documentation Updates9
5.4 Electrical Characteristics5	8.3 Support Resources9
5.5 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	8.4 Trademarks9
5.6 Timing Requirements, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}5$	8.5 Electrostatic Discharge Caution9
5.7 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V6	8.6 Glossary9
5.8 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V6 5.9 Operating Characteristics6	9 Mechanical, Packaging, and Orderable Information9

### **3 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


### Changes from Revision E (October 2003) to Revision F ( August 2023)

Page

Added Device Information table, Pin Functions table, Thermal Information table, Device Functional Modes,
 Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section 1



# **4 Pin Configuration and Functions**






Figure 4-1. SN54AC574 J or W Package; SN74AC574 DB, DW, N, NS, or PW Package (Top View)

Figure 4-2. SN54AC574 FK Package (Top View)

**Table 4-1. Pin Functions** 

	PIN	1/0	DESCRIPTION					
NAME	NO.	l/O	DESCRIPTION					
ŌĒ	1	Input	Output enable for all channels, active low					
D1	2	Input	Input for channel 1					
D2	3	Input	Input for channel 2					
D3	4	Input	Input for channel 3					
D4	5	Input	Input for channel 4					
D5	6	Input	Input for channel 5					
D6	7	Input	Input for channel 6					
D7	8	Input	Input for channel 7					
D8	9	Input	Input for channel 8					
GND	10	_	Ground					
CLK	11	Input	Clock input for all channels, rising edge triggered					
Q8	12	Output	Output for channel 8					
Q7	13	Output	Output for channel 7					
Q6	14	Output	Output for channel 6					
Q5	15	Output	Output for channel 5					
Q4	16	Output	Output for channel 4					
Q3	17	Output	Output for channel 3					
Q2	18	Output	Output for channel 2					
Q1	19	Output	Output for channel 1					
V <sub>CC</sub>	20	_	Postive supply					
Thermal Pad —		_	The thermal pad can be connect to GND or left floating. Do not connect to any other signal or supply.					



### **5 Specifications**

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>1</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
V <sub>I</sub> <sup>1</sup>	Input voltage range		-0.5	V <sub>CC</sub> + 0.5	V
V <sub>O</sub> <sup>1</sup>	Output voltage range		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	(V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC)</sub>		±20	mA
I <sub>OK</sub>	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC)}$		±20	mA
Io	Continuous output current	$(V_O = 0 \text{ to } V_{CC})$		±50	mA
	Continuous current through V <sub>CC</sub> or GND			±200	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **5.2 Recommended Operating Conditions**

over recommended operating free-air temperature range (unless otherwise noted)<sup>1</sup>

			SN54AC57	4	SN74AC	574	LINUT
			MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	6	2	6	V
		V <sub>CC</sub> = 3 V	2.1		2.1		
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15		3.15		V
		V <sub>CC</sub> = 5.5 V	3.85		3.85		
		V <sub>CC</sub> = 3 V		0.9		0.9	
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 4.5V		1.35		1.35	V
		V <sub>CC</sub> = 5.5 V		1.65		1.65	
VI	Input voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
Vo	Output voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 3 V		-12		-12	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 4.5 V		-24		-24	mA
		V <sub>CC</sub> = 5.5 V		-24		-24	
		V <sub>CC</sub> = 3 V		12		12	
$I_{OL}$	Low-level output current	V <sub>CC</sub> = 4.5 V		24		24	mA
		V <sub>CC</sub> = 5.5 V		24		24	
Δt/Δν	Input transition rise or fall rate			8		8	ns/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### 5.3 Thermal Information

		SN74AC574					
	THERMAL METRIC <sup>(1)</sup>	DB	DW	N	NS	PW	UNIT
		20 PINS					
$R_{\theta JA}$	Junction-to-ambient thermal resistance	70	58	69	60	83	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### **5.4 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T,	<sub>A</sub> = 25°C		SN54A	C574	SN74AC574		UNIT
PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
		3 V	2.9			2.9		2.9		
	I <sub>OH</sub> = -50μA	4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		v
V <sub>OH</sub>	I <sub>OH</sub> = −12 mA	3 V	2.56			2.4		2.46		v
	I = -24 mA	4.5 V	3.94			3.7		3.76		
	I <sub>OH</sub> = −24 mA	5.5 V	4.94			4.7		4.76		
		3 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 50μA	4.5 V			0.1		0.1		0.1	
\ <u>\</u>		5.5 V			0.1		0.1		0.1	v
V <sub>OL</sub>	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5		0.44	v
	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.5		0.44	
	IOL - 24 IIIA	5.5 V			0.36		0.5		0.44	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1		±1	μA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5		±5		±2.5	μA
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5						pF

## 5.5 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

		T <sub>A</sub> = 25°C		SN54AC574		SN74AC574		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
f <sub>clock</sub>	Clock frequency		75		55		60	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	6		7.5		7		ns
t <sub>su</sub>	Setup time, data before CLK↑	2.5		6.5		3		ns
t <sub>h</sub>	Hold time, data after CLK↑	1.5		2.5		1.5		ns

## 5.6 Timing Requirements, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

		T <sub>A</sub> = 2	5°C	SN54AC574		SN74AC574		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
f <sub>clock</sub>	Clock frequency		95		85		85	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	4		5		5		ns
t <sub>su</sub>	Setup time, data before CLK↑	1.5		3.5		2		ns
t <sub>h</sub>	Hold time, data after CLK↑	1.5		2.5		1.5		ns



# 5.7 Switching Characteristics, $V_{CC}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	TO (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			SN54AC574		SN74AC574		UNIT	
PARAMETER	TO (INPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
f <sub>max</sub>			75	112		55		60		MHz	
t <sub>PLH</sub>	CLK	Q	3.5	8.5	13.5	1	16.5	3.5	15	ns	
t <sub>PHL</sub>	CLK	Q	3.5	7.5	12	1	15	3.5	13.5		
t <sub>PZH</sub>	- ŌĒ	Q	2.5	7	11	1	13	2.5	12	ns	
t <sub>PZL</sub>			3	6.5	10.5	1	12.5	3	11.5	115	
t <sub>PHZ</sub>	ŌĒ	OF.	Q	3.5	7.5	12	1	14	2.5	13	ne
t <sub>PLZ</sub>	J	Q	2	5.5	9	1	10.5	1.5	10	ns	

# 5.8 Switching Characteristics, $V_{CC}$ = 5 V ± 0.5 V

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	TO (INPUT)	то (оитрит)	T <sub>A</sub> = 25°C		SN54AC574		SN74AC574		UNIT	
PARAMETER			MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>			95	153		85		85		MHz
t <sub>PLH</sub>	CLK	Q	2	6	9.5	1.5	11.5	2	11	ns
t <sub>PHL</sub>	CLK	Q	2	5.5	8.5	1.5	10.5	2	9.5	115
t <sub>PZH</sub>	- OE	Q	2	5	8.5	1.5	9.5	2	9	20
t <sub>PZL</sub>			2	5	8	1.5	9.5	1.5	9	ns
t <sub>PHZ</sub>	ŌĒ Q	2	6	9.5	1.5	11.5	1.5	10.5	20	
t <sub>PLZ</sub>	OE	Q	1	4.5	7.5	1.5	9	1	8.5	ns


## **5.9 Operating Characteristics**

 $V_{CC}$  = 5 V,  $T_A$  = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	$C_L = 50 \text{ pF},  f = 1 \text{ MHz}$	40	pF



### **6 Parameter Measurement Information**



VOLTAGE WAVEFORMS

t<sub>PHL</sub>

**Out-of-Phase** 

Output

 $C_L$  includes probe and jig capacitance. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2

Output

Waveform 2

S1 at Open

(see Note B)

t<sub>PZH</sub> →

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.

**t**PLH

50% V<sub>CC</sub>

 $v_{\text{OH}}$ 

 $V_{OL}$ 

is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one input transition per measurement.

50% V<sub>CC</sub>

Figure 6-1. Load Circuit and Voltage Waveforms

TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	2 × V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	Open

– t<sub>PHZ</sub>

50% V<sub>CC</sub>

**VOLTAGE WAVEFORMS** 

V<sub>OH</sub> – 0.3 V

≈0 V

### 7 Detailed Description

### 7.1 Overview


The eight flip-flops of the 'AC574 devices are D-type edge-triggered flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines in a bus-organized system without need for interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

For the specified high-impedance state during power up or power down,  $\overline{\text{OE}}$  must be tied to  $V_{\text{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### 7.2 Functional Block Diagram



To Seven Other Channels

Figure 7-1. Logic Diagram (Positive Logic)

#### 7.3 Device Functional Modes

**Table 7-1. Function Table (Each Flip-flop)** 

	INPUTS	OUTPUT Q	
ŌĒ	CLK	D	OUTPUT Q
L	1	Н	Н
L	1	L	L
L	H or L	Х	$Q_0$
Н	X	Х	Z



## **8 Device and Documentation Support**

### 8.1 Documentation Support (Analog)

### 8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application report

#### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 29-Dec-2023

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9677301Q2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9677301Q2A SNJ54AC 574FK	Samples
5962-9677301QRA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9677301QR A SNJ54AC574J	Samples
5962-9677301QSA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9677301QS A SNJ54AC574W	Samples
SN74AC574DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC574	Samples
SN74AC574DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC574	Samples
SN74AC574N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74AC574N	Samples
SN74AC574PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC574	Samples
SN74AC574PWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC574	Samples
SNJ54AC574FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9677301Q2A SNJ54AC 574FK	Samples
SNJ54AC574J	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9677301QR A SNJ54AC574J	Samples
SNJ54AC574W	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9677301QS A SNJ54AC574W	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

## PACKAGE OPTION ADDENDUM

www.ti.com 29-Dec-2023

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AC574, SN74AC574:

Catalog: SN74AC574

Military: SN54AC574

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AC574DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AC574DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AC574PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

www.ti.com 5-Dec-2023



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AC574DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74AC574DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AC574PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9677301Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9677301QSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74AC574N	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54AC574FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AC574W	W	CFP	20	25	506.98	26.16	6220	NA

# W (R-GDFP-F20)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

  D. Index point is provided on cap for terminal identification only.

  E. Falls within Mil—Std 1835 GDFP2—F20







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated