

# PCA9554

## 8-bit I<sup>2</sup>C and SMBus I/O Port with Interrupt

### Description

The PCA9554 is a CMOS device that provides 8-bit parallel input/output port expansion for I<sup>2</sup>C and SMBus compatible applications. This I/O expander provides a simple solution in applications where additional I/Os are needed: sensors, power switches, LEDs, pushbuttons, and fans.

The PCA9554 consist of an input port register, an output port register, a configuration register, a polarity inversion register and an I<sup>2</sup>C/SMBus-compatible serial interface.

Any of the eight I/Os can be configured as an input or output by writing to the configuration register. The system master can invert the PCA9554 input data by writing to the active-high polarity inversion register.

The PCA9554 features an active low interrupt output which indicates to the system master that an input state has changed.

The device's extended addressing capability allows up to 8 devices to share the same bus.

### Features

- 400 kHz I<sup>2</sup>C Bus Compatible (Note 1)
- 2.3 V to 5.5 V Operation
- Low Standby Current
- 5 V Tolerant I/Os
- 8 I/O Pins that Default to Inputs at Power-up
- High Drive Capability
- Individual I/O Configuration
- Polarity Inversion Register
- Active Low Interrupt Output
- Internal Power-on Reset
- No Glitch on Power-up
- Noise Filter on SDA/SCL Inputs
- Cascadable up to 8 Devices
- Industrial Temperature Range
- 16-lead TSSOP Package
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

### Applications

- White Goods (dishwashers, washing machines)
- Handheld Devices (cell phones, PDAs, digital cameras)
- Data Communications (routers, hubs and servers)

1. All I/Os are set to inputs at RESET.




ON Semiconductor®

[www.onsemi.com](http://www.onsemi.com)



TSSOP-16  
Y SUFFIX  
CASE 948AN

### PIN CONNECTIONS




### ORDERING INFORMATION

Device	Package	Shipping†
PCA9554DTR2G	TSSOP16 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# PCA9554



Note: All I/Os are set to inputs at RESET.

Figure 1. Block Diagram

Table 1. PIN DESCRIPTION

TSSOP	Pin Name	Function
1	A0	Address Input 0
2	A1	Address Input 1
3	A2	Address Input 2
4-7	I/O <sub>0-3</sub>	Input/Output Port 0 to Input/Output Port 3
8	V <sub>SS</sub>	Ground
9-12	I/O <sub>4-7</sub>	Input/Output Port 4 to Input/Output Port 7
13	INT	Interrupt Output (open drain)
14	SCL	Serial Clock
15	SDA	Serial Data
16	V <sub>CC</sub>	Power Supply

Table 2. ABSOLUTE MAXIMUM RATINGS

Parameters	Ratings	Units
V <sub>CC</sub> with Respect to Ground	-0.5 to +6.5	V
Voltage on Any Pin with Respect to Ground	-0.5 to +5.5	V
DC Current on I/O <sub>0</sub> to I/O <sub>7</sub>	±50	mA
DC Input Current	±20	mA
V <sub>CC</sub> Supply Current	85	mA
V <sub>SS</sub> Supply Current	100	mA
Package Power Dissipation Capability (T <sub>A</sub> = 25°C)	1.0	W
Junction Temperature	+150	°C
Storage Temperature	-65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 3. RELIABILITY CHARACTERISTICS

Symbol	Parameter	Reference Test Method	Min	Units
V <sub>ZAP</sub> (Note 2)	ESD Susceptibility	JEDEC Standard JESD 22	2000	Volts
I <sub>LTH</sub> (Notes 2, 3)	Latch-up	JEDEC Standard 17	100	mA

2. This parameter is tested initially and after a design or process change that affects the parameter.

3. Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1 V to V<sub>CC</sub> +1 V.

# PCA9554

**Table 4. D.C. OPERATING CHARACTERISTICS** ( $V_{CC} = 2.3$  to  $5.5$  V;  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ , unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>SUPPLIES</b>						
$V_{CC}$	Supply voltage		2.3	–	5.5	V
$I_{CC}$	Supply current	Operating mode; $V_{CC} = 5.5$ V; no load; $f_{SCL} = 100$ kHz	–	104	175	$\mu\text{A}$
$I_{stbl}$	Standby current	Standby mode; $V_{CC} = 5.5$ V; no load; $V_I = V_{SS}$ ; $f_{SCL} = 0$ kHz; I/O = inputs	–	550	700	$\mu\text{A}$
$I_{stbh}$	Standby current	Standby mode; $V_{CC} = 5.5$ V; no load; $V_I = V_{CC}$ ; $f_{SCL} = 0$ kHz; I/O = inputs	–	0.25	1	$\mu\text{A}$
$V_{POR}$	Power-on reset voltage	No load; $V_I = V_{CC}$ or $V_{SS}$	–	1.5	1.65	V

## SCL, SDA, $\overline{\text{INT}}$

$V_{IL}$ (Note 4)	Low level input voltage		–0.5	–	$0.3 \times V_{CC}$	V
$V_{IH}$ (Note 4)	High level input voltage		$0.7 \times V_{CC}$	–	5.5	V
$I_{OL}$	Low level output current	$V_{OL} = 0.4$ V	3	–	–	mA
$I_L$	Leakage current	$V_I = V_{CC}$ or $V_{SS}$	–1	–	+1	$\mu\text{A}$
$C_I$ (Note 5)	Input capacitance	$V_I = V_{SS}$	–	–	6	pF
$C_O$ (Note 5)	Output capacitance	$V_O = V_{SS}$	–	–	8	pF

## A0, A1, A2

$V_{IL}$ (Note 4)	Low level input voltage		–0.5	–	0.8	V
$V_{IH}$ (Note 4)	High level input voltage		2.0	–	5.5	V
$I_{LI}$	Input leakage current		–1	–	1	$\mu\text{A}$

## I/Os

$V_{IL}$	Low level input voltage		–0.5	–	0.8	V
$V_{IH}$	High level input voltage		2.0	–	5.5	V
$I_{OL}$	Low level output current	$V_{OL} = 0.5$ V; $V_{CC} = 2.3$ V (Note 6)	8	10	–	mA
		$V_{OL} = 0.7$ V; $V_{CC} = 2.3$ V (Note 6)	10	13	–	mA
		$V_{OL} = 0.5$ V; $V_{CC} = 4.5$ V (Note 6)	8	17	–	mA
		$V_{OL} = 0.7$ V; $V_{CC} = 4.5$ V (Note 6)	10	24	–	mA
		$V_{OL} = 0.5$ V; $V_{CC} = 3.0$ V (Note 6)	8	14	–	mA
		$V_{OL} = 0.7$ V; $V_{CC} = 3.0$ V (Note 6)	10	19	–	mA
$V_{OH}$	High level output voltage	$I_{OH} = -8$ mA; $V_{CC} = 2.3$ V (Note 7)	1.8	–	–	V
		$I_{OH} = -10$ mA; $V_{CC} = 2.3$ V (Note 7)	1.7	–	–	V
		$I_{OH} = -8$ mA; $V_{CC} = 3.0$ V (Note 7)	2.6	–	–	V
		$I_{OH} = -10$ mA; $V_{CC} = 3.0$ V (Note 7)	2.5	–	–	V
		$I_{OH} = -8$ mA; $V_{CC} = 4.75$ V (Note 7)	4.1	–	–	V
		$I_{OH} = -10$ mA; $V_{CC} = 4.75$ V (Note 7)	4.0	–	–	V
$I_{IH}$	Input leakage current	$V_{CC} = 3.6$ V; $V_I = V_{CC}$	–	–	1	$\mu\text{A}$
$I_{IL}$	Input leakage current	$V_{CC} = 5.5$ V; $V_I = V_{SS}$	–	–	–100	$\mu\text{A}$
$C_I$ (Note 5)	Input capacitance		–	–	5	pF
$C_O$ (Note 5)	Output capacitance		–	–	8	pF

4.  $V_{IL \text{ min}}$  and  $V_{IH \text{ max}}$  are reference values only and are not tested.

5. This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.

6. The total current sunk by all I/Os must be limited to 100 mA and each I/O limited to 25 mA maximum.

7. The total current sourced by all I/Os must be limited to 85 mA.

# PCA9554

**Table 5. A.C. CHARACTERISTICS** ( $V_{CC} = 2.3\text{ V to }5.5\text{ V}$ ;  $T_A = -40^\circ\text{C to }+85^\circ\text{C}$ , unless otherwise specified.) (Note 8)

Symbol	Parameter	Standard I <sup>2</sup> C		Fast I <sup>2</sup> C		Units
		Min	Max	Min	Max	
F <sub>SCL</sub>	Clock Frequency		100		400	kHz
t <sub>HD:STA</sub>	START Condition Hold Time	4		0.6		μs
t <sub>LOW</sub>	Low Period of SCL Clock	4.7		1.3		μs
t <sub>HIGH</sub>	High Period of SCL Clock	4		0.6		μs
t <sub>SU:STA</sub>	START Condition Setup Time	4.7		0.6		μs
t <sub>HD:DAT</sub>	Data In Hold Time	0		0		μs
t <sub>SU:DAT</sub>	Data In Setup Time	250		100		ns
t <sub>R</sub> (Note 9)	SDA and SCL Rise Time		1000		300	ns
t <sub>F</sub> (Note 9)	SDA and SCL Fall Time		300		300	ns
t <sub>SU:STO</sub>	STOP Condition Setup Time	4		0.6		μs
t <sub>BUF</sub> (Note 9)	Bus Free Time Between STOP and START	4.7		1.3		μs
t <sub>AA</sub>	SCL Low to Data Out Valid		3.5		0.9	μs
t <sub>DH</sub>	Data Out Hold Time	100		50		ns
T <sub>i</sub> (Note 9)	Noise Pulse Filtered at SCL and SDA Inputs		100		100	ns

Symbol	Parameter	Min	Max	Units
--------	-----------	-----	-----	-------

## PORT TIMING

t <sub>PV</sub>	Output Data Valid		200	ns
t <sub>PS</sub>	Input Data Setup Time	100		ns
t <sub>PH</sub>	Input Data Hold Time	1		μs

## INTERRUPT TIMING

t <sub>IV</sub>	Interrupt Valid		4	μs
t <sub>IR</sub>	Interrupt Reset		4	μs

8. Test conditions according to "AC Test Conditions" table.

9. This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.

**Table 6. A.C. TEST CONDITIONS**

Input Rise and Fall time	≤ 10 ns
CMOS Input Voltages	0.2 V <sub>CC</sub> to 0.8 V <sub>CC</sub>
CMOS Input Reference Voltages	0.3 V <sub>CC</sub> to 0.7 V <sub>CC</sub>
TTL Input Voltages	0.4 V to 2.4 V
TTL Input Reference Voltages	0.8 V, 2.0 V
Output Reference Voltages	0.5 V <sub>CC</sub>
Output Load: SDA, I <sup>NT</sup>	Current Source I <sub>OL</sub> = 3 mA; C <sub>L</sub> = 100 pF
Output Load: I/Os	Current Source: I <sub>OL</sub> /I <sub>OH</sub> = 10 mA; C <sub>L</sub> = 50 pF

# PCA9554




Figure 2. I<sup>2</sup>C Serial Interface Timing

## Pin Description

### SCL: Serial Clock

The serial clock input clocks all data transferred into or out of the device. The SCL line requires a pull-up resistor if it is driven by an open drain output.

### SDA: Serial Data/Address

The bidirectional serial data/address pin is used to transfer all data into and out of the device. The SDA pin is an open drain output and can be wire-ORed with other open drain or open collector outputs. A pull-up resistor must be connected from SDA line to V<sub>CC</sub>. The value of the pull-up resistor, R<sub>p</sub>, can be calculated based on minimum and maximum values from Figure 3 and Figure 4 (see Note).

### A0, A1, A2: Device Address Inputs

These inputs are used for extended addressing capability. The A0, A1, A2 pins should be hardwired to V<sub>CC</sub> or V<sub>SS</sub>. When hardwired, up to eight PCA9554s may be addressed on a single bus system. The levels on these inputs are compared with corresponding bits, A2, A1, A0, from the slave address byte.

### I/O<sub>0</sub> to I/O<sub>7</sub>: Input / Output Ports

Any of these pins may be configured as input or output. The simplified schematic of I/O<sub>0</sub> to I/O<sub>7</sub> is shown in Figure 5. When an I/O is configured as an input, the Q1 and Q2 output transistors are off creating a high impedance input with a weak pull-up resistor (typical 100 kΩ). If the I/O pin is configured as an output, the push-pull output stage is enabled. Care should be taken if an external voltage is applied to an I/O pin configured as an output due to the low impedance paths that exist between the pin and either V<sub>CC</sub> or V<sub>SS</sub>.




Figure 3. Minimum R<sub>p</sub> Value vs. Supply Voltage




Figure 4. Maximum R<sub>p</sub> Value vs. Bus Capacitance

NOTE: According to the Fast Mode I<sup>2</sup>C bus specification, for bus capacitance up to 200 pF, the pull up device can be a resistor. For bus loads between 200 pF and 400 pF, the pull-up device can be a current source (I<sub>max</sub> = 3 mA) or a switched resistor circuit.

**INT: Interrupt Output**

The open-drain interrupt output is activated when one of the port pins configured as an input changes state (differs from the corresponding input port register bit state). The interrupt is deactivated when the input returns to its previous

state or the input port register is read. Changing an I/O from an output to an input may cause a false interrupt if the state of the pin does not match the contents of the input port register.




Figure 5. Simplified Schematic of I/O<sub>0</sub> to I/O<sub>7</sub>

**Functional Description**

The PCA9554's general purpose input/output (GPIO) peripherals provide up to eight I/O ports, controlled through an I<sup>2</sup>C compatible serial interface.

The PCA9554 supports the I<sup>2</sup>C Bus data transmission protocol. This I<sup>2</sup>C Bus protocol defines any device that sends data to the bus to be a transmitter and any device receiving data to be a receiver. The transfer is controlled by the Master device which generates the serial clock and all START and STOP conditions for bus access. The PCA9554 operates as a Slave device. Both the Master device and Slave device can operate as either transmitter or receiver, but the Master device controls which mode is activated.

**I<sup>2</sup>C Bus Protocol**

The features of the I<sup>2</sup>C bus protocol are defined as follows:

1. Data transfer may be initiated only when the bus is not busy.
2. During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock line is high will be interpreted as a START or STOP condition (Figure 6).

**START and STOP Conditions**

The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of SDA when SCL is HIGH. The PCA9554 monitors the SDA and SCL lines and will not respond until this condition is met.


A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition.

**Device Addressing**


After the bus Master sends a START condition, a slave address byte is required to enable the PCA9554 for a read or write operation. The four most significant bits of the slave address are fixed as binary 0100 for the PCA9554 (Figure 7). The PCA9554 uses the next three bits as address bits.

The address bits A2, A1 and A0 are used to select which device is accessed from maximum eight devices on the same bus. These bits must compare to their hardwired input pins. The 8th bit following the 7-bit slave address is the R/W bit that specifies whether a read or write operation is to be performed. When this bit is set to "1", a read operation is initiated, and when set to "0", a write operation is selected.

Following the START condition and the slave address byte, the PCA9554 monitors the bus and responds with an acknowledge (on the SDA line) when its address matches the transmitted slave address. The PCA9554 then performs a read or a write operation depending on the state of the R/W bit.



**Figure 6. START/STOP Condition**



**Figure 7. PCA9554 Slave Address**

# PCA9554

## Acknowledge

After a successful data transfer, each receiving device is required to generate an acknowledge. The acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data. The SDA line remains stable LOW during the HIGH period of the acknowledge related clock pulse (Figure 6).

The PCA9554 responds with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8-bit byte.

When the PCA9554 begins a READ mode it transmits 8 bits of data, releases the SDA line, and monitors the line for an acknowledge. Once it receives this acknowledge, the PCA9554 will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition. The master must then issue a STOP condition to return the PCA9554 to the standby power mode and place the device in a known state.

## Registers and Bus Transactions

The PCA9554 consists of an input port register, an output port register, a polarity inversion register and a configuration register. Table 7 shows the register address table. Tables 8 to 11 list Register 0 through Register 3 information.

**Table 7. REGISTER COMMAND BYTE**

Command (hex)	Protocol	Function
0x00	Read byte	Input port register
0x01	Read/write byte	Output port register
0x02	Read/write byte	Polarity inversion register
0x03	Read/write byte	Configuration register

The command byte is the first byte to follow the device address byte during a write/read bus transaction. The register command byte acts as a pointer to determine which register will be written or read.

The input port register is a read only port. It reflects the incoming logic levels of the I/O pins, regardless of whether the pin is defined as an input or an output by the configuration register. Writes to the input port register are ignored.

**Table 8. REGISTER 0 – INPUT PORT REGISTER**

bit	I <sub>7</sub>	I <sub>6</sub>	I <sub>5</sub>	I <sub>4</sub>	I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>
default	1	1	1	1	1	1	1	1

**Table 9. REGISTER 1 – OUTPUT PORT REGISTER**


bit	O <sub>7</sub>	O <sub>6</sub>	O <sub>5</sub>	O <sub>4</sub>	O <sub>3</sub>	O <sub>2</sub>	O <sub>1</sub>	O <sub>0</sub>
default	1	1	1	1	1	1	1	1

**Table 10. REGISTER 2 – POLARITY INVERSION REGISTER**

bit	N <sub>7</sub>	N <sub>6</sub>	N <sub>5</sub>	N <sub>4</sub>	N <sub>3</sub>	N <sub>2</sub>	N <sub>1</sub>	N <sub>0</sub>
default	0	0	0	0	0	0	0	0

**Table 11. REGISTER 3 – CONFIGURATION REGISTER**

bit	C <sub>7</sub>	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>
default	1	1	1	1	1	1	1	1



**Figure 8. Acknowledge Timing**



# PCA9554

The output port register sets the outgoing logic levels of the I/O ports, defined as outputs by the configuration register. Bit values in this register have no effect on I/O pins defined as inputs. Reads from the output port register reflect the value that is in the flip-flop controlling the output, not the actual I/O pin value.

The polarity inversion register allows the user to invert the polarity of the input port register data. If a bit in this register is set ("1") the corresponding input port data is inverted. If a bit in the polarity inversion register is cleared ("0"), the original input port polarity is retained.

The configuration register sets the directions of the ports. Set the bit in the configuration register to enable the

corresponding port pin as an input with a high impedance output driver. If a bit in this register is cleared, the corresponding port pin is enabled as an output. At power-up, the I/Os are configured as inputs with a weak pull-up resistor to  $V_{CC}$ .

Data is transmitted to the PCA9554's registers using the write mode shown in Figure 9 and Figure 10.

The PCA9554's registers are read according to the timing diagrams shown in Figure 11 and Figure 12. Once a command byte has been sent, the register which was addressed will continue to be accessed by reads until a new command byte will be sent.




Figure 9. Write to Output Port Register




Figure 10. Write to Configuration or Polarity Inversion Register

# PCA9554

## Power-On Reset Operation

When the power supply is applied to V<sub>CC</sub> pin, an internal power-on reset pulse holds the PCA9554 in a reset state until V<sub>CC</sub> reaches V<sub>POR</sub> level. At this point, the reset

condition is released and the internal state machine and the PCA9554's registers are initialized to their default state.




Figure 11. Read from Register




Figure 12. Read Input Port Register


# MECHANICAL CASE OUTLINE

## PACKAGE DIMENSIONS





TSSOP16, 4.4x5  
CASE 948AN  
ISSUE O

DATE 19 DEC 2008



SYMBOL	MIN	NOM	MAX
A			1.10
A1	0.05		0.15
A2	0.85		0.95
b	0.19		0.30
c	0.13		0.20
D	4.90		5.10
E	6.30		6.50
E1	4.30		4.50
e	0.65 BSC		
L	1.00 REF		
L1	0.45		0.75
$\theta$	0°		8°



**Notes:**

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-153.

<b>DOCUMENT NUMBER:</b>	<b>98AON34436E</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>TSSOP16, 4.4X5</b>	<b>PAGE 1 OF 1</b>

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at [www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)