





SN54AC240, SN74AC240 SCAS512F - JUNE 1995 - REVISED APRIL 2023

SNx4AC240 Octal Buffers/Drivers with 3-State Outputs

1 Features

Texas

- V_{CC} operation of 2 V to 6 V
- Max t_{pd} of 6.5 ns at 5 V

INSTRUMENTS

Inputs accept voltages to 6 V

2 Applications

- Handset: Smartphone •
- Network Switch
- Health and Fitness / Wearables


3 Description

These octal buffers and line drivers are designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾ BODY SIZE (NOM) J (CDIP, 20) 24.2 mm × 6.92 mm W (CFP, 20) 13.09 mm × 6.92 mm FK (LCCC, 20) 8.89 mm × 8.89 mm N (PDIP, 20) 24.33 mm × 6.35 mm DW (SOIC, 20) 12.8 mm × 7.5 mm				
	J (CDIP, 20)	24.2 mm × 6.92 mm			
SN54AC240	W (CFP, 20)	13.09 mm × 6.92 mm			
	FK (LCCC, 20)	8.89 mm × 8.89 mm			
	N (PDIP, 20)	24.33 mm × 6.35 mm			
	DW (SOIC, 20)	12.8 mm × 7.5 mm			
SN74AC240	NS (SOP, 20)	12.6 mm × 5.3 mm			
	DB (SSOP, 20)	7.2 mm × 5.3 mm			
	PW (TSSOP, 20)	6.5 mm × 4.4 mm			

Package drawings, standard packing quantities, thermal data, (1) symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA.





Table of Contents

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	
5 Pin Configuration and Functions	3
6 Specifications	4
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	4
6.3 Recommended Operating Conditions	
6.4 Thermal Information	5
6.5 Electrical Characteristics	5
6.6 Switching Characteristics, $V_{CC} = 3.3 V \pm 0.3 V$	5
6.7 Switching Characteristics, V _{CC} = 5 V ± 0.5 V	6
6.8 Operating Characteristics	
7 Parameter Measurement Information	7
8 Detailed Description	8

8.1 Overview	8
8.2 Functional Block Diagram	8
8.3 Device Functional Modes	8
9 Application and Implementation	9
9.1 Power Supply Recommendations	9
9.2 Layout	9
10 Detailed Description	
10.1 Device and Documentation Support	10
10.2 Receiving Notification of Documentation Updates	10
10.3 Support Resources	10
10.4 Trademarks	10
10.5 Electrostatic Discharge Caution	10
10.6 Glossary	10
11 Mechanical, Packaging, and Orderable	
Information	10

4 Revision History

Changes from Revision E (October 2003) to Revision F (April 2023)

Page

•	Added Applications, Package Information table, Pin Functions table, ESD Ratings table, Thermal Information
	table, Device Functional Modes, Application and Implementation section, Power Supply Recommendations
	section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and
	Orderable Information section

5 Pin Configuration and Functions

10E	1	U 20	
1A1	2	19	20E
2Y4	3	18] 1Y1
1A2	4	17] 2A4
2Y3	5	16] 1Y2
1A3	6	15] 2A3
2Y2	7	14] 1Y3
1A4	8	13] 2A2
2Y1	9	12] 1Y4
GND	10	11] 2A1




Figure 5-1. SN54AC240 J or W Package; Figure 5-2. SN54AC240 FK Package (Top View) SN74AC240 DB, DW, N, NS, or PW Package (Top

View)

Table 5-1. Pin Functions

NAME ⁽¹⁾	PIN	TYPE	DESCRIPTION
10E	1	I	Output enable 1
1A1	2	I	1A1 input
2Y4	3	0	2Y4 output
1A2	4	I	1A2 input
2Y3	5	0	2Y3 output
1A3	6	I	1A3 input
2Y2	7	0	2Y2 output
1A4	8	I	1A4 input
2Y1	9	0	2Y1 output
GND	10	_	Ground pin
2A1	11	I	2A1 input
1Y4	12	0	1Y4 output
2A2	13	I	2A2 input
1Y3	14	0	1Y3 output
2A3	15	I	2A3 input
1Y2	16	0	1Y2 output
2A4	17	I	2A4 input
1Y1	18	0	1Y1 output
20E	19	I	Output enable 2
VCC	20	_	Power pin

(1) Signal Types: I = Input, O = Output, I/O = Input or Output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage range	-0.5	7	V
V _I ⁽²⁾	Input voltage range	-0.5	V _{CC} +0.5	V
V ₀ ⁽²⁾	Output voltage range	-0.5	V _{CC} +0.5	V
I_{IK} (V _I < 0 or V _I > V _{CC})	Input clamp current		±20	mA
I_{OK} (V _O < 0 or V _O > V _{CC})	Output clamp current		±20	mA
$I_O (V_O = 0 \text{ or } V_{CC})$	Continuous output current		±50	mA
	Continuous current through V _{CC} or GND		±200	mA
T _{stg}	Storage temperature range	-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

			VALUE	UNIT	
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000		
V _(ESD)	Electrostatic discharge	Charged-device model (CDM) per JEDEC specification JESD22-C101(2)		V	
		Machine model (A115-A)	±200		

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

(see Note⁽¹⁾)

			SN54A0	C240	SN74A	2240		
			MIN				UNIT	
V _{CC}	Supply voltage		2	6	2	6	V	
		V _{cc} = 3 V	2.1		2.1			
V _{IH}	High-level input voltage	$V_{cc} = 4.5 V$	1.15		1.15		V	
		V _{cc} = 5.5 V	1.85		1.85			
		V _{cc} = 3 V		0.9		0.9		
VIL	Low-level input voltage	$V_{cc} = 4.5 V$		1.35		1.35	V	
		V _{cc} = 5.5 V		1.65		1.65		
VI	Input voltage		0	V _{cc}	0	V _{cc}	V	
Vo	Output voltage		0	V _{cc}	0	V _{cc}	V	
		V _{cc} = 3 V		-12		-12		
I _{ОН}	High-level output current	$V_{cc} = 4.5 V$		-24		-24	mA	
		V _{cc} = 5.5 V		-24		-24		
		V _{cc} = 3 V		12		12		
I _{OL}	Low-level output current	$V_{cc} = 4.5 V$		24		24	mA	
		V _{cc} = 5.5 V		24		24	F	
Δt/Δv	Input transition rise or fall rate	1		8		8	ns/V	
Ta	Operating free-air temperature		-55	125	-40	85	°C	

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DB	DW	Ν	NS	PW	UNIT
		20 PINS	UNIT				
R _{θJA}	Junction-to-ambient thermal resistance2	70	58	69	60	83	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V	Т	_A = 25°C		SN54A	C240	SN74AC240			
		TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			3 V	2.9			2.9		2.9			
		I _{oh} = -50 μA	4.5 V	4.4			4.4		4.4			
V _{OH}		5.5 V	5.4			5.4		5.4				
	I _{oh} = -12 mA	3 V	2.56			2.4		2.46		V		
	I _{oh} = -24 mA	4.5 V	3.86			3.7		3.76		v		
	1 _{oh} – -24 mA	5.5 V	4.86			4.7		4.76				
	$I_{oh} = -50 \text{ mA}^{(1)}$	5.5 V				3.85						
		I _{oh} = -75 mA ⁽¹⁾	5.5 V						3.85			
			3 V			0.1		0.1		0.1		
		I _{ol} = 50 μA	4.5 V			0.1		0.1		0.1		
			5.5 V			0.1		0.1		0.1		
V _{OL}		I _{ol} = 12 mA	3 V			0.36		0.5		0.44	V	
V OL		l _{ol} = 24 mA	4.5 V			0.36		0.5		0.44		
			5.5 V			0.36		0.5		0.44		
		I _{ol} = 50 mA ⁽¹⁾	5.5 V					1.65				
		l _{ol} = 75 mA ⁽¹⁾	5.5 V							1.65		
	Data inputs	V _I = V _{CC} or GND				±0.1		±1		±1		
I _I	Control inputs	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μA	
I _{OZ} (2))	$V_{O} = V_{cc} \text{ or GND}, V_{I}(OE) = V_{IL} \text{ or } V_{IH}$	5.5 V			±0.25		±5		±2.5 μΑ		
I _{CC}		$\begin{array}{c} V_{I} = V_{CC} \text{ or} \\ \text{GND,} \end{array} \qquad I_{O} = 0 \end{array}$	5.5 V			4		80		40	μA	
Ci		V _I = V _{CC} or GND	5 V		2.5						pF	

(1) Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

(2) For I/O ports, the parameter I_{OZ} includes the input leakage current.

6.6 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM (INPUT) TO (OUTPUT)		T _A = 25°C			SN54AC240		SN74AC240		UNIT	
FARAMETER		10 (001901)	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
t _{PLH}	٨	V	1.5	6	8	1	11	1	9	20	
t _{PHL}	A	T	1.5	5.5	8	1	10.5	1	8.5	ns	
t _{PZH}	ŌE	V	1.5	6	10.5	1	11.5	1	11	20	
t _{PZL}		T	1.5	7	10	1	13	1	11	ns	
t _{PHZ}	ŌĒ	V	1.5	7	10	1	12.5	1	10.5	20	
t _{PLZ}		ſ	1.5	7.5	10.5	1	13.5	1	11.5	ns	

6.7 Switching Characteristics, V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range, $V_{CC} = 5 V \pm 0.5 V$ (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^{\circ}C$			SN54A	C240	SN74AC240		UNIT
		10 (001201)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	٨	v	1.5	4.5	6.5	1	8.5	1	7	20
t _{PHL}	A	ř	1.5	4.5	6	1	8	1	6.5	ns
t _{PZH}	ŌĒ	Y	1.5	5	7	1	9	1	8	20
t _{PZL}			1.5	5.5	8	1	10.5	1	8.5	ns
t _{PHZ}	ŌE	Y	2.5	6.5	9	1	10.5	1	9.5	20
t _{PLZ}			2	6.5	9	1	11	1	9.5	ns


6.8 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per buffer/driver	C _l = 50 pF, f = 1 MHz	45	pF



7 Parameter Measurement Information



A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 7-1. Load Circuit and Voltage Waveforms

TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	$2 \times V_{CC}$
t _{PHZ} /t _{PZH}	Open



8 Detailed Description

8.1 Overview

The 'AC240 devices are organized as two 4-bit buffers/drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes inverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power

up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

8.2 Functional Block Diagram




Figure 8-1. Logic Diagram (Positive Logic)

8.3 Device Functional Modes

INP	OUTPUT	
ŌĒ	А	Y
L	Н	L
L	L	Н
Н	X	Z



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in Section 6.3.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends 0.1 μ F and if there are multiple V_{CC} terminals, then TI recommends .01 μ F or .022 μ F for each power terminal. It is okay to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9.2 Layout

9.2.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. It is generally okay to float outputs unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This does not disable the input section of the IOs so they cannot float when disabled.

9.2.1.1 Layout Example




Figure 9-1. Layout Recommendation



10 Detailed Description

10.1 Device and Documentation Support

10.1.1 Documentation Support

10.1.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY TECHNICAL DOCUMENTS		TOOLS & SOFTWARE	SUPPORT & COMMUNITY						
SN54AC240	Click here	Click here	Click here	Click here	Click here						
SN74AC240	Click here	Click here	Click here	Click here	Click here						

Table 10-1. Related Links

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-87550012A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87550012A SNJ54AC 240FK	Samples
5962-8755001RA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8755001RA SNJ54AC240J	Samples
5962-8755001SA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8755001SA SNJ54AC240W	Samples
SN74AC240DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC240	Samples
SN74AC240DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC240	Samples
SN74AC240N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74AC240N	Samples
SN74AC240NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC240	Samples
SN74AC240PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC240	Samples
SN74AC240PWRE4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC240	Samples
SNJ54AC240FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87550012A SNJ54AC 240FK	Samples
SNJ54AC240J	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8755001RA SNJ54AC240J	Samples
SNJ54AC240W	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8755001SA SNJ54AC240W	Samples

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



www.ti.com

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AC240, SN74AC240 :

• Catalog : SN74AC240

- Automotive : SN74AC240-Q1, SN74AC240-Q1
- Military : SN54AC240

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects



• Military - QML certified for Military and Defense Applications



Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AC240DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AC240DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AC240NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AC240PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AC240DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74AC240DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AC240NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74AC240PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

5-Dec-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-87550012A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8755001SA	W	CFP	20	25	506.98	26.16	6220	NA
SN74AC240N	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54AC240FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AC240W	W	CFP	20	25	506.98	26.16	6220	NA

DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

FK 20

8.89 x 8.89, 1.27 mm pitch

GENERIC PACKAGE VIEW

LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only.
 E. Falls within Mil-Std 1835 GDFP2-F20



PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated