Analog Switch, Dual SPDT, Ultra-Low Resistance

The NLAS4684 is an advanced CMOS analog switch fabricated in Sub-micron silicon gate CMOS technology. The device is a dual Independent Single Pole Double Throw (SPDT) switch featuring Ultra-Low R_{ON} of 0.5 Ω , for the Normally Closed (NC) switch, and 0.8 Ω for the Normally Opened switch (NO) at 2.7 V.

The part also features guaranteed Break Before Make switching, assuring the switches never short the driver.


The NLAS4684 is available in a 2.0 x 1.5 mm bumped die array. The pitch of the solder bumps is 0.5 mm for easy handling.

Features

- Ultra–Low R_{ON} , < 0.5 Ω at 2.7 V
- Threshold Adjusted to Function with 1.8 V Control at $V_{CC} = 2.7-3.3 \text{ V}$
- Single Supply Operation from 1.8–5.5 V
- Tiny 2 x 1.5 mm Bumped Die
- Low Crosstalk, < 83 dB at 100 kHz
- Full 0–V_{CC} Signal Handling Capability
- High Isolation, -65 dB at 100 kHz
- Low Standby Current, <50 nA
- Low Distortion, <0.14% THD
- R_{ON} Flatness of 0.15 Ω
- Pin for Pin Replacement for MAX4684
- High Continuous Current Capability ± 300 mA Through Each Switch
- Large Current Clamping Diodes at Analog Inputs ± 300 mA Continuous Current Capability
- Pb-Free Packages are Available

Applications

- Cell Phone
- Speaker Switching
- Power Switching
- Modems
- Automotive



FUNCTION TABLE

IN 1, 2	NO 1, 2	NC 1, 2
0	OFF	ON
1	ON	OFF

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.




Figure 1. Pin Connections and Logic Diagram (DFN10 and Micro10)




Figure 2. Pin Connections and Logic Diagram (Microbump–10)

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Positive DC Supply Voltage	-0.5 to +7.0	V
V _{IS}	Analog Input Voltage (V _{NO} , V _{NC} , or V _{COM})	$-0.5 \leq V_{IS} \leq V_{CC} + 0.5$	V
V _{IN}	Digital Select Input Voltage	$-0.5 \leq V_{ } \leq +7.0$	V
I _{anl1}	Continuous DC Current from COM to NC/NO	± 300	mA
I _{anl-pk 1}	Peak Current from COM to NC/NO, 10 duty cycle (Note 1)	± 500	mA
I _{clmp}	Continuous DC Current into COM/NO/NC	±300	mA
I _{clmp 1}	Peak Current into Input Clamp Diodes at COM/NC/NO	±500	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. Defined as 10% ON, 90% off duty cycle.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage	1.8	5.5	V
V _{IN}	Digital Select Input Voltage	GND	5.5	V
V _{IS}	Analog Input Voltage (NC, NO, COM)	GND	V _{CC}	V
T _A	Operating Temperature Range	- 55	+ 125	°C
t _r , t _f	Input Rise or Fall Time, SELECT $ \begin{array}{c} V_{CC} = 3.3 \ V \pm 0.3 \\ V_{CC} = 5.0 \ V \pm 0.5 \end{array} $	3V 0 5V 0	100 20	ns/V
ESD	Human Body Model – All Pins		5	kV

DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

				Guaran	teed Limi	t	
Symbol	Parameter	Condition	$V_{CC} \pm 10\%$	-55°C to 25°C	<85°C	<125°C	Unit
VIH	Minimum High-Level Input		2.0	1.4	1.4	1.4	V
	Voltage, Select Inputs		2.5	1.4	1.4	1.4	
	(Figure 9)		3.0	1.4	1.4	1.4	
			5.0	2.0	2.0	2.0	
V _{IL}	Maximum Low-Level Input		2.0	0.5	0.5	0.5	V
	Voltage, Select Inputs		2.5	0.5	0.5	0.5	
	(Figure 9)		3.0	0.5	0.5	0.5	
			5.0	0.8	0.8	0.8	
I _{IN}	Maximum Input Leakage Current, Select Inputs	V _{IN} = 5.5 V or GND	5.5	± 1.0	± 1.0	± 1.0	μΑ
I _{OFF}	Power Off Leakage Current	V _{IN} = 5.5 V or GND	0	±10	±10	±10	μΑ
I _{CC}	Maximum Quiescent Supply Current (Note 2)	Select and $V_{IS} = V_{CC}$ or GND	5.5	± 180	± 200	± 200	nA

2. Guaranteed by design.

			Guaranteed Maximum Limit							
				–55°C to 25°C		<8	5°C	<125°C		1
Symbol	Parameter	Condition	$V_{CC} \pm 10\%$	Min	Max	Min	Max	Min	Max	Unit
R _{ON} (NC)	NC "ON" Resistance (Note 3)	$\begin{array}{l} V_{IN} \ \leq \ V_{IL} \\ V_{IS} \ = \ GND \ to \ V_{CC} \\ I_{IN}I \ \leq \ 100 \ mA \end{array} \end{array}$	2.5 3.0 5.0		0.6 0.5 0.4		0.7 0.5 0.4		0.8 0.5 0.5	Ω
R _{ON} (NO)	NO "ON" Resistance (Note 3)	$\begin{array}{l} V_{IN} \geq V_{IH} \\ V_{IS} = GND \mbox{ to } V_{CC} \\ I_{IN}I \ \leq \ 100 \mbox{ mA} \end{array}$	2.5 3.0 5.0		1.0 0.8 0.8		1.0 0.8 0.8		1.0 1.0 0.9	Ω
R _{FLAT (NC)}	NC_On-Resistance Flatness (Notes 3, 5)	I_{COM} = 100 mA V_{IS} = 0 to V_{CC}	2.5 3.0 5.0		0.15 0.15 0.15		0.15 0.15 0.15		0.15 0.15 0.15	Ω
R _{FLAT (NO)}	NO_On-Resistance Flatness (Notes 3, 5)	I_{COM} = 100 mA V_{IS} = 0 to V_{CC}	2.5 3.0 5.0		0.35 0.35 0.35		0.35 0.35 0.35		0.35 0.35 0.35	Ω
ΔR _{ON}	On-Resistance Match Between Channels (Notes 3 and 4)	$V_{IS} = 1.3 V;$ $I_{COM} = 100 mA$ $V_{IS} = 1.5 V;$ $I_{COM} = 100 mA$ $V_{IS} = 2.8 V;$	2.5 3.0 5.0		0.18 0.06 0.06		0.18 0.06 0.06		0.18 0.06 0.06	Ω
I _{NC(OFF)} I _{NO(OFF)}	NC or NO Off Leakage Current (Figure 13) (Note 3)	$I_{COM} = 100 \text{ mA}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{NO} \text{ or } V_{NC} = 1.0$ $V_{COM} = 4.5 \text{ V}$	5.5	-1	1	-10	10	-100	100	nA
I _{COM(ON)}	COM ON Leakage Current (Figure 13) (Note 3)	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{NO} 1.0 \text{ V or } 4.5 \text{ V with}$ $V_{NC} \text{ floating or}$ $V_{NC} 1.0 \text{ V or } 4.5 \text{ V with}$ $V_{NO} \text{ floating}$ $V_{COM} = 1.0 \text{ V or } 4.5 \text{ V}$	5.5	-2	2	-20	20	-200	200	nA

DC ELECTRICAL CHARACTERISTICS – Analog Section

Guaranteed by design. Resistance measurements do not include test circuit or package resistance.
 ΔR_{ON =} R_{ON(MAX)} - R_{ON(MIN)} between NC1 and NC2 or between NO1 and NO2.
 Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.


AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0$ ns) (Typical characteristics are at 25°C)


					Guaranteed Maximum Limit								
				vco		-5	5°C to 2	25°C	<8	5°C	<12	25°C	
Symbol		Parameter	Test Conditions	(V)		Min	Тур	Max	Min	Max	Min	Max	Unit
t _{ON}	Tu	rn–On Time	$R_L = 50 \Omega, C_L = 35 pF$	2.5	5 1.3			60		70		70	ns
			(Figures 4 and 5)	3.0) 1.5			50		60		60	
				5.0	2.8			30		35		35	
t _{OFF}	Tu	rn–Off Time	R_L = 50 Ω, C_L = 35 pF	2.5	5 1.3			50		55		55	ns
			(Figures 4 and 5)	3.0) 1.5			40		50		50	
				5.0	2.8			30		35		35	
t _{BBM}	Mir	nimum Break-Before-Make	V _{IS} = 3.0										ns
	Time (Note 6)		$\begin{array}{l} R_{L} = 300 \; \Omega, C_{L} = 35 \; pF \\ (\text{Figure 3}) \end{array}$	3.0) 1.5	2	15						
	Typical @ 25, V _{CC} = 5.0 V												
C _{NC} Off C _{NO} Off C _{NC} On C _{NO} On	ff NO Off Capacitance, f = 1 MHz n NC On Capacitance, f = 1 MHz		_	102 104 322 330						pF			

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

			v _{cc}	Typical	
Symbol	Parameter	Condition	v	25°C	Unit
BW	Maximum On–Channel –3dB Bandwidth or Minimum Frequency Response	$\label{eq:VIN} \begin{array}{ll} V_{IN} = 0 \mbox{ dBm} & NC \\ V_{IN} \mbox{ centered between } V_{CC} \mbox{ and } GND \\ (Figure 6) & NO \end{array}$	3.0 3.0	6.5 9.5	MHz
V _{ONL}	Maximum Feed-through On Loss	V_{IN} = 0 dBm @ 100 kHz to 50 MHz V_{IN} centered between V_{CC} and GND (Figure 6)	3.0	-0.05	dB
V _{ISO}	Off-Channel Isolation (Note 7)	f = 100 kHz; V_{IS} = 1 V RMS; C_L = 5 nF V_{IN} centered between V_{CC} and GND(Figure 6)	3.0	-65	dB
Q	Charge Injection Select Input to Common I/O (Figures 10 and 11)	$V_{IN} = V_{CC to} \text{ GND}, \text{ R}_{IS} = 0 \Omega, \text{ C}_{L} = 1 \text{ nF}$ Q = C _L - ΔV_{OUT} (Figure 7)	3.0	15	рС
THD	Total Harmonic Distortion THD + Noise (Figure 9)	F_{IS} = 20 Hz to 100 kHz, R_L = R_{gen} = 600 $\Omega,~C_L$ = 50 pF V_{IS} = 1 V RMS	3.0	0.14	%
VCT	Channel-to-Channel Crosstalk	f = 100 kHz; V _{IS} = 1 V RMS, C _L = 5 pF, R _L = 50 Ω V _{IN} centered between V _{CC} and GND (Figure 6)	3.0	-83	dB

-55°C specifications are guaranteed by design.
 Off-Channel Isolation = 20log10 (Vcom/Vno) (See Figure 6).





50%

t_{OFF}

90%







Figure 4. t_{ON}/t_{OFF}









Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. V_{ISO} , Bandwidth and V_{ONL} are independent of the input signal direction.


$$\begin{split} V_{ISO} &= \text{Off Channel Isolation} = 20 \text{ Log } \left(\frac{V_{OUT}}{V_{IN}} \right) \text{ for } V_{IN} \text{ at } 100 \text{ kHz} \\ V_{ONL} &= \text{On Channel Loss} = 20 \text{ Log } \left(\frac{V_{OUT}}{V_{IN}} \right) \text{ for } V_{IN} \text{ at } 100 \text{ kHz to } 50 \text{ MHz} \end{split}$$

Bandwidth (BW) = the frequency 3 dB below V_{ONL}


 V_{CT} = Use V_{ISO} setup and test to all other switch analog input/outputs terminated with 50 Ω





















ORDERING INFORMATION

Device	Package	Shipping†
NLAS4684FCT1	Microbump-10	3000 / Tape & Reel
NLAS4684FCT1G	Microbump-10 (Pb-Free)	3000 / Tape & Reel
NLAS4684FCTCG	Microbump-10 3000 / Tape & Ree (Pb-Free)	
NLAS4684MNR2	DFN10	3000 / Tape & Reel
NLAS4684MNR2G	DFN10 (Pb-Free)	3000 / Tape & Reel
NLAS4684MR2	Micro10	4000 / Tape & Reel
NLAS4684MR2G	Micro10 (Pb-Free)	4000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



DOCUMENT NUMBER:	98AON03161D	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.							
DESCRIPTION: DFN10, 3X3 MM, 0.5 MM PITCH			PAGE 1 OF 1						
the right to make changes without furth	onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation								

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019

DUSEM

SCALE 2:1

Micro10 CASE 846B-03 ISSUE D


DATE 07 DEC 2004

DURSEM

< -A--B κ RUC PIN 1 ID D 8 PL G ⊕ 0.08 (0.003) M T B S A S 0.038 (0.0015) \cap С -T-SEATING PLANE

SOLDERING FOOTPRINT

н




Micro10

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION "A" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006)
- PER SIDE. 4. DIMENSION "B" DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. 846B-01 OBSOLETE. NEW STANDARD 846B-02

	MILLIMETERS		INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	2.90	3.10	0.114	0.122		
В	2.90	3.10	0.114	0.122		
С	0.95	1.10	0.037	0.043		
D	0.20	0.30	0.008	0.012		
G	0.50	BSC	0.020 BSC			
Н	0.05	0.15	0.002	0.006		
J	0.10	0.21	0.004	0.008		
K	4.75	5.05	0.187	0.199		
L	0.40	0.70	0.016	0.028		

GENERIC **MARKING DIAGRAM***



- XXXX = Assembly Location
 - = Year

А Y

W

.

- = Work Week
- = Pb-Free Package

*This information is generic. Please refer to

device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON03799D	ON03799D Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	Micro10		PAGE 1 OF 1				
the right to make changes without furth purpose, nor does onsemi assume an	er notice to any products herein. onsemi making ny liability arising out of the application or use	LLC dba onsemi or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pri- of any product or circuit, and specifically disclaims any and all liability, inci- e under its patent rights nor the rights of others.	oducts for any particular				

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>