SN65C3238, SN75C3238 3-V TO 5.5-V MULTICHANNEL RS-232 COMPATIBLE LINE DRIVER/RECEIVER

SLLS352F - JUNE 1999 - REVISED OCTOBER 2004

Auto-powerdown Plus Overest With S. V. La F. F. V. V. Complete	DB, DW, OR PW PACKAGE (TOP VIEW)
 Operate With 3-V to 5.5-V V_{CC} Supply 	, ,
 Always-Active Noninverting Receiver 	C2+[] 1 28] C1+
Output (ROUT1B)	GND [2 27] V+
 Support Operation From 250 kbit/s to 	C2-[]3 26]] V _{CC}
1 Mbit/s	V-[] 4 25] C1-
Low Standby Current 1 μA Typ	DOUT1 [5 24] DIN1
• External Capacitors 4 × 0.1 μF	DOUT2 [6 23] DIN2
•	DOUT3 🛛 7 22 🗓 DIN3
 Accept 5-V Logic Input With 3.3-V Supply 	RIN1 8 21 ROUT1
Inter-Operable With SN65C3243,	RIN2 🛮 9 20 🗓 ROUT2
SN75C3243	DOUT4 🛛 10 19 🗍 DIN4
 RS-232 Bus-Pin ESD Protection Exceeds 	RIN3 🛚 11 18 🕽 ROUT3
±15-kV Using Human-Body Model (HBM)	DOUT5 [12 17] DIN5
Applications	FORCEON [] 13 16] ROUT1B
 Battery-Powered Systems, PDAs, 	FORCEOFF [14 15] INVALID
Notebooks, Sub-Notebooks, Laptops,	
Palmtop PCs, Hand-Held Equipment,	

description/ordering information

Modems, and Printers

The 'C3238 devices consist of five line drivers, three line receivers, and a dual charge-pump circuit with ± 15 -kV ESD protection pin to pin (serial-port connection pins, including GND). The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. In addition, these devices include an always-active noninverting output (ROUT1B), which allows applications using the ring indicator to transmit data while the device is powered down. These devices operate at data signaling rates up to 1 Mbit/s and at an increased slew-rate range of 24 V/ μ s to 150 V/ μ s.

ORDERING INFORMATION

TA	PACKAG	ΕŤ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	0010 (DM)	Tube of 20	SN75C3238DW	7500000
	SOIC (DW)	Reel of 1000	SN75C3238DWR	75C3238
−0°C to 70°C	SSOP (DB)	Reel of 2000	SN75C3238DBR	75C3238
	TOOOD (DIA)	Tube of 50	SN75C3238PW	040000
	TSSOP (PW)	Reel of 2000	SN75C3238PWR	CA3238
	0010 (DW)	Tube of 20	SN65C3238DW	0500000
	SOIC (DW)	Reel of 1000	SN65C3238DWR	65C3238
-40°C to 85°C	SSOP (DB)	Reel of 2000	SN65C3238DBR	65C3238
	TCCOD (DIAN)	Tube of 50	SN65C3238PW	CD2020
	TSSOP (PW)	Reel of 2000	SN65C3238PWR	CB3238

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLS352F - JUNE 1999 - REVISED OCTOBER 2004

description/ordering information (continued)

Flexible control options for power management are featured when the serial-port and driver inputs are inactive. The auto-powerdown plus feature functions when FORCEON is low and FORCEOFF is high. During this mode of operation, if the device does not sense valid signal transitions on all receiver and driver inputs for 30 s, the built-in charge-pump and drivers are powered down, reducing the supply current to 1 μA. By disconnecting the serial port or placing the peripheral drivers off, auto-powerdown plus will occur if there is no activity in the logic levels for the driver inputs. Auto-powerdown plus can be disabled when FORCEON and FORCEOFF are high. With auto-powerdown plus enabled, the device automatically activates once a valid signal is applied to any receiver or driver input. INVALID is high (valid data) if any receiver input voltage is greater than 2.7 V or less than –2.7 V or has been between –0.3 V and 0.3 V for less than 30 μs. INVALID is low (invalid data) if all receiver input voltages are between -0.3 V and 0.3 V for more than 30 µs. Refer to Figure 5 for receiver input levels.

Function Tables

EACH DRIVER

		INPU	TS	OUTPUT	
DIN	FORCEON	FORCEOFF	TIME ELAPSED SINCE LAST RIN OR DIN TRANSITION	DOUT	DRIVER STATUS
Х	Х	L	X	Z	Powered off
L	Н	Н	Х	Н	Normal operation with
Н	Н	Н	X	L	auto-powerdown plus disabled
L	L	Н	<30 s	Н	Normal operation with
Н	L	Н	<30 s	L	auto-powerdown plus enabled
L	L	Н	>30 s	Z	Powered off by
Н	L	Н	>30 s	Z	auto-powerdown plus feature

H = high level, L = low level, X = irrelevant, Z = high impedance


EACH RECEIVER

		INPUT	S	OUTP	UTS	
RIN2	RIN1, RIN3–RIN5	FORCEOFF	TIME ELAPSED SINCE LAST RIN OR DIN TRANSITION	ROUT1B	ROUT	RECEIVER STATUS
L	Χ	L	Х	L	Z	Powered off while
Н	Χ	L	X	Н	Z	ROUT1B is active
L	L	Н	<30 s	L	Н	
L	Н	Н	<30 s	L	L	Normal operation with
Н	L	Н	<30 s	Н	Н	auto-powerdown plus
Н	Н	Н	<30 s	Н	L	disabled/enabled
Open	Open	Н	>30 s	L	Н	

H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off



logic diagram (positive logic)



SLLS352F - JUNE 1999 - REVISED OCTOBER 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	0.3 V to 6 V
Positive output supply voltage range, V+ (see Note 1)	
Negative output supply voltage range, V- (see Note 1)	0.3 V to –7 V
Supply voltage difference, V+ – V– (see Note 1)	13 V
Input voltage range, V _I : Driver (FORCEOFF, FORCEON)	0.3 V to 6 V
Receiver	
Output voltage range, V _O : Driver	– 13.2 V to 13.2 V
Receiver (INVALID)	
Package thermal impedance, θ_{JA} (see Notes 2 and 3): DB package	62°C/W
DW package	46°C/W
PW package	62°C/W
Operating virtual junction temperature, T _J	150°C
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to network GND.
 - 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4 and Figure 6)

				MIN	NOM	MAX	UNIT
	Cumhuyaltaga		V _{CC} = 3.3 V	3	3.3	3.6	.,
	Supply voltage		$V_{CC} = 5 V$	4.5	5	5.5	V
.,	Driver and control bink level involved	DIN, FORCEOFF, FORCEON	V _{CC} = 3.3 V	2			٧
VIH	Driver and control high-level input voltage	DIN, FORCEOFF, FORCEON	V _{CC} = 5 V	2.4			V
V _{IL}	Driver and control low-level input voltage	DIN, FORCEOFF, FORCEON				8.0	V
٧ _I	Driver and control input voltage	DIN, FORCEOFF, FORCEON		0		5.5	V
٧ _I	Receiver input voltage			-25		25	V
Τ.			SN75C3238	0		70	20
TA	Operating free-air temperature		SN65C3238	-40		85	°C

NOTE 4: Testing supply conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.3 V; and C1 = 0.047 μ F and C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 6)

PARAMETER		TEST CONDITIONS	MIN	TYP‡	MAX	UNIT	
lį	Input leakage current	FORCEOFF, FORCEON			±0.01	±1	μΑ
		Auto-powerdown plus disabled	No load, FORCEOFF and FORCEON at V _{CC}		0.5	2	mA
lcc	Supply current	Powered off	No load, FORCEOFF at GND		1	10	
icc	Сарру остол	Auto-powerdown plus enabled	No load, FORCEOFF at V _{CC} , FORCEON at GND, All RIN are open or grounded		1	10	μΑ

[‡] All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

NOTE 4: Testing supply conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.3 V; and C1 = 0.047 μ F and C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.



SLLS352F - JUNE 1999 - REVISED OCTOBER 2004

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 6)

	PARAMETER	TES	ST CONDITIONS	6	MIN	TYP [†]	MAX	UNIT
Vон	High-level output voltage	All DOUT at $R_L = 3 \text{ k}\Omega$ to	GND		5	5.4		V
VOL	Low-level output voltage	All DOUT at $R_L = 3 \text{ k}\Omega$ to	GND		-5	-5.4		V
lн	High-level input current	VI = VCC				±0.01	±1	μΑ
Ι _Ι L	Low-level input current	V _I at GND				±0.01	±1	μΑ
	Object along the standard access of	V _{CC} = 3.6 V,	VO = 0 V			±35	±60	A
los	Short-circuit output current‡	V _{CC} = 5.5 V,	VO = 0 V			±40	±90	mA
r _O	Output resistance	V_{CC} , V+, and V- = 0 V,	V _O = ±2 V		300	10M		Ω
1	Output lookage ourrent	FORCEOFF = GND	$V_0 = \pm 12 \text{ V},$	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$			±25	^
loff	Output leakage current	FORCEOFF = GND	$V_0 = \pm 10 \text{ V},$	V _{CC} = 4.5 V to 5.5 V			±25	μА

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 6)

	PARAMETER	1	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
			C _L = 1000 pF		250				
	Maximum data rate (see Figure 1)	$R_L = 3 \text{ k}\Omega$, One DOUT switching	$C_L = 250 \text{ pF},$	V _{CC} = 3 V to 4.5 V	1000			kbit/s	
	(acc rigare r)	One Boot switching	C _L = 1000 pF,	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	1000				
tsk(p)	Pulse skew§	$C_L = 150 \text{ pF to } 2500 \text{ pF},$	$R_L = 3 k\Omega$ to $7 k\Omega$,	See Figure 2		25		ns	
SR(tr)	Slew rate, transition region (see Figure 1)	C _L = 150 pF to 1000 pF,	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	V _{CC} = 3.3 V	18		150	V/µs	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^{\circ}\text{C}$.



[‡] Short-circuit durations should be controlled to prevent exceeding the device absolute power-dissipation ratings, and not more than one output should be shorted at a time.

NOTE 4: Testing supply conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.3 V; and C1 = 0.047 μ F and C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

[§] Pulse skew is defined as |tplH - tpHL| of each channel of the same device.

NOTE 4: Testing supply conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.3 V; and C1 = 0.047 μ F and C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

RECEIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 6)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Vон	High-level output voltage	I _{OH} = -1 mA	V _{CC} – 0.6 V	V _{CC} – 0.1 V		V
VOL	Low-level output voltage	I _{OL} = 1.6 mA			0.4	V
.,	Design as the format three should reduce to	V _{CC} = 3.3 V		1.5	2.4	
V _{IT+}	Positive-going input threshold voltage	V _{CC} = 5 V		1.8	2.4	٧
.,	No netter material tendent through a laboration	V _{CC} = 3.3 V	0.6	1.2		.,
V _{IT} _	Negative-going input threshold voltage	V _{CC} = 5 V	0.8	1.5		V
V _{hys}	Input hysteresis (V _{IT+} - V _{IT-})			0.3		V
l _{off}	Output leakage current (except ROUT1B)	FORCEOFF = 0 V		±0.05	±10	μΑ
rį	Input resistance	$V_1 = \pm 3 \text{ V to } \pm 25 \text{ V}$	3	5	7	kΩ

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
tPLH	Propagation delay time, low- to high-level output	0 450 5 0 5		150		ns
tPHL	Propagation delay time, high- to low-level output	C _L = 150 pF, See Figure 3		150		ns
ten	Output enable time	0 450 5 5 0 0 0 5		200		ns
tdis	Output disable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega, \text{See Figure 4}$		200		ns
tsk(p)	Pulse skew [‡]	See Figure 3		50		ns

 $[\]overline{\dagger}$ All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.



NOTE 4: Testing supply conditions are C1–C4 = $0.1~\mu\text{F}$ at V_{CC} = $3.3~V \pm 0.15~V$; C1–C4 = $0.22~\mu\text{F}$ at V_{CC} = $3.3~V \pm 0.3~V$; and C1 = $0.047~\mu\text{F}$ and C2–C4 = $0.33~\mu\text{F}$ at V_{CC} = $5~V \pm 0.5~V$.

[‡] Pulse skew is defined as |tpLH - tpHL| of each channel of the same device.

NOTE 4: Testing supply conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V \pm 0.3 V; and C1 = 0.047 μ F and C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

SLLS352F - JUNE 1999 - REVISED OCTOBER 2004

AUTO-POWERDOWN PLUS SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
V _{T+(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, FORCEOFF = V _{CC}			2.7	V
VT–(valid)	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, FORCEOFF = V _{CC}	-2.7			V
VT(invalid)	Receiver input threshold for INVALID low-level output voltage	FORCEON = GND, FORCEOFF = V _{CC}	-0.3		0.3	V
VOH	INVALID high-level output voltage	I _{OH} = -1 mA, FORCEON = GND, FORCEOFF = V _{CC}	V _{CC} - 0.6			V
VOL	INVALID low-level output voltage	IOL = 1.6 mA, FORCEON = GND, FORCEOFF = V _{CC}			0.4	V

 $[\]overline{\dagger}$ All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	MIN	TYP†	MAX	UNIT
tvalid	Propagation delay time, low- to high-level output		0.1		μs
tinvalid	Propagation delay time, high- to low-level output		50		μs
t _{en}	Supply enable time		25		μs
t _{dis}	Receiver or driver edge to auto-powerdown plus	15	30	60	s

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^{\circ}\text{C}$.




PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 1 Mbit/s, Z_{Ω} = 50 Ω , 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.


Figure 1. Driver Slew Rate



NOTES: A. C_I includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 1 Mbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_f \le 10$ ns, $t_f \le 10$ ns.

Figure 2. Driver Pulse Skew




NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $Z_O = 50 \Omega$, 50% duty cycle, $t_f \le 10$ ns, $t_f \le 10$ ns.

Figure 3. Receiver Propagation Delay Times



PARAMETER MEASUREMENT INFORMATION





NOTES: A. C_L includes probe and jig capacitance.

- B. The pulse generator has the following characteristics: $Z_O = 50 \Omega$, 50% duty cycle, $t_f \le 10$ ns. $t_f \le 10$ ns.
- C. tpLz and tpHz are the same as tdis.
- D. tpZL and tpZH are the same as ten.

Figure 4. Receiver Enable and Disable Times

PARAMETER MEASUREMENT INFORMATION





 $\mbox{\dagger}$ Auto-powerdown plus disables drivers and reduces supply current to 1 $\mu A.$

- NOTES: A. C_L includes probe and jig capacitance.
 - B. The pulse generator has the following characteristics: PRR = 5 kbit/s, Z_O = 50 Ω , 50% duty cycle, $t_f \le 10$ ns, $t_f \le 10$ ns.





Figure 5. INVALID Propagation Delay Times and Supply Enabling Time



APPLICATION INFORMATION



 $^\dagger\text{C3}$ can be connected to VCC or GND.

NOTE A: Resistor values shown are nominal.

V_{CC} vs CAPACITOR VALUES

VCC	C1	C2, C3, and C4
$ \begin{array}{c} \textbf{3.3 V} \pm \textbf{0.15 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \\ \textbf{5 V} \pm \textbf{0.5 V} \\ \textbf{3 V to 5.5 V} \\ \end{array} $	0.1 μF 0.22 μF 0.047 μ F 0.22 μF	0.1 μF 0.22 μF 0.33 μF 1 μF

Figure 6. Typical Operating Circuit and Capacitor Values



www.ti.com 15-Dec-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65C3238DBR	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65C3238	Samples
SN65C3238DWR	LIFEBUY	SOIC	DW	28	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65C3238	
SN65C3238PW	LIFEBUY	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3238	
SN65C3238PWR	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3238	Samples
SN75C3238DBR	LIFEBUY	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75C3238	
SN75C3238DW	LIFEBUY	SOIC	DW	28	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75C3238	
SN75C3238DWR	LIFEBUY	SOIC	DW	28	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75C3238	
SN75C3238PW	LIFEBUY	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	CA3238	
SN75C3238PWR	LIFEBUY	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	CA3238	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

www.ti.com 15-Dec-2023

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Dec-2023

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65C3238DBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN65C3238DWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
SN65C3238PWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
SN75C3238DBR	SSOP	DB	28	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1
SN75C3238DWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
SN75C3238PWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1



www.ti.com 16-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65C3238DBR	SSOP	DB	28	2000	356.0	356.0	35.0
SN65C3238DWR	SOIC	DW	28	1000	350.0	350.0	66.0
SN65C3238PWR	TSSOP	PW	28	2000	356.0	356.0	35.0
SN75C3238DBR	SSOP	DB	28	2000	356.0	356.0	35.0
SN75C3238DWR	SOIC	DW	28	1000	350.0	350.0	66.0
SN75C3238PWR	TSSOP	PW	28	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Dec-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65C3238PW	PW	TSSOP	28	50	530	10.2	3600	3.5
SN65C3238PW	PW	TSSOP	28	50	530	10.2	3600	3.5
SN75C3238DW	DW	SOIC	28	20	506.98	12.7	4826	6.6
SN75C3238PW	PW	TSSOP	28	50	530	10.2	3600	3.5
SN75C3238PW	PW	TSSOP	28	50	530	10.2	3600	3.5

DW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AE.



PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated