

Technical documentation





SBOS027C - SEPTEMBER 2000 - REVISED SEPTEMBER 2022

INA118 Precision, Low-Power Instrumentation Amplifier

1 Features

Texas

INSTRUMENTS

- A newer version of this device is now available: INA818
- Low offset voltage: 50 µV, maximum
- Low drift: 0.5 µV/°C, maximum
- Low input bias current: 5 nA, maximum
- High CMR: 110 dB, minimum
- Inputs protected to ±40 V
- Wide supply range: ±2.25 to ±18 V
- Low quiescent current: 350 µA
- Packages: 8-Pin plastic DIP, SO-8

2 Applications

- Pressure transmitter
- Temperature transmitter
- · Weigh scale
- Electrocardiogram (ECG)
- Analog input module
- Data acquisition (DAQ)

3 Description

The INA118 is a low-power, general-purpose instrumentation amplifier offering excellent accuracy. The versatile, three op amp design and small size make this device an excellent choice for a wide range of applications. Current-feedback input circuitry provides wide bandwidth, even at high gain (70 kHz at G = 100).

A single external resistor sets any gain from 1 to 10000. Internal input protection can withstand up to ± 40 V without damage.

The INA118 is laser-trimmed for low offset voltage (50 μ V), drift (0.5 μ V/°C), and high common-mode rejection (110 dB at G = 1000). The INA118 operates with power supplies as low as ±2.25 V, and quiescent current is only 350 μ A, making this device an excellent choice for battery-operated systems.


The INA118 is available in 8-pin plastic DIP and SO-8 surface-mount packages, and specified for the -40° C to $+85^{\circ}$ C temperature range.

The upgraded INA818 offers a lower input stage offset voltage (35 μ V, maximum), lower input bias current (0.5 nA maximum) and lower noise (8 nV/ \sqrt{Hz}) at the same quiescent current. See the *Device Comparison Table* for a selection of precision instrumentation amplifiers from Texas Instruments.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)	
INA118	SOIC (8)	3.91 mm × 4.90 mm	
INATIO	PDIP (8)	6.35 mm × 9.81 mm	

(1) For all available packages, see the package option addendum at the end of the data sheet.



Simplified Schematic



Table of Contents

1 Features	1	8.3 Feature Description	13
2 Applications	1	8.4 Device Functional Modes	13
3 Description	1	9 Application and Implementation	14
4 Revision History	2	9.1 Application Information	14
5 Device Comparison Table	4	9.2 Typical Application	
6 Pin Configuration and Functions	4	9.3 Power Supply Recommendations	17
7 Specifications	5	9.4 Layout	19
7.1 Absolute Maximum Ratings	5	10 Device and Documentation Support	21
7.2 ESD Ratings	5	10.1 Device Support	21
7.3 Recommended Operating Conditions	5	10.2 Receiving Notification of Documentation Updates	s <mark>21</mark>
7.4 Thermal Information	5	10.3 Support Resources	21
7.5 Electrical Characteristics	6	10.4 Trademarks	21
7.6 Typical Characteristics	8	10.5 Electrostatic Discharge Caution	21
8 Detailed Description	12	10.6 Glossary	21
8.1 Overview	.12	11 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram	.12	Information	<mark>2</mark> 1

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision B (April 2019) to Revision C (September 2022)	Page
•	Changed minimum supply voltage from ±1.35 V to ±2.25 V and from 2.7 V to 4.5 V throughout document	t1
•	Changed Applications to link to latest end-equipment on ti.com	1
•	Changed resistors in Simplified Schematic from 60 kΩ to 40 kΩ	
•	Changed minimum and maximum input common-mode voltage from V ⁻ + 1.1 V and V ⁺ - 1 V to V ⁻ + 2 V	and
	V ⁺ – 2 V respectively in Recommended Operating Conditions	
•	Changed minimum and maximum ambient temperature from –55°C and +150°C to –40°C and +125°C	
	respectively in Recommended Operating Conditions	5
•	Added V _{CM} = 0 V to test conditions below title in <i>Electrical Characteristics</i>	<mark>6</mark>
•	Changed input offset voltage vs temperature test condition from $T_A = T_{MIN}$ to T_{MAX} to $T_A = -40^{\circ}$ C to +85°	°C in
	Electrical Characteristics	6
•	Changed input offset voltage vs power supply test condition from V _S = ± 1.35 V to ± 18 V to V _S = ± 2.25 V	to
	±18 V in Electrical Characteristics	
•	Changed high-side linear input voltage range from $(V^+) - 1 V$ minimum and $(V^+) - 0.65 V$ typical to $(V^+) - 0.65 V$	- 2 V
	minimum and (V ⁺) – 1.4 V typical in <i>Electrical Characteristics</i>	
•	Changed low-side linear input voltage range from (V ⁻) + 1.1 V minimum and (V ⁻) + 0.95 V typical to (V ⁻)	
	V minimum and (V ⁻) + 1.2 V typical in <i>Electrical Characteristics</i>	
•	Added test condition of $T_A = -40^{\circ}$ C to +85°C to bias current vs temperature and offset current vs temperature	
	in Electrical Characteristics	
•	Added test condition of $T_A = -40^{\circ}$ C to +85°C to gain vs temperature and 50-k Ω resistance vs temperature	
	Electrical Characteristics	
•	Changed single supply output voltage test condition from V_S = 2.7 V/0 V to V ⁺ = 4.5 V, V ⁻ = 0 V in <i>Electric</i>	
	Characteristics	
•	Deleted power supply voltage range specification from <i>Electrical Characteristics</i>	
•	Deleted temperature range specifications from <i>Electrical Characteristics</i>	
•	Changed Figures 7-3, 7-4, 7-5, 7-6, 7-7, 7-8, 7-11, 7-12, 7-18, 7-19, and 7-20 in Typical Characteristics .	
•	Changed FET transistor input current limit from approximately 1.5-5 mA to 6 mA in Overview	
•	Deleted internal node equations in Overview and Functional Block Diagram	
•	Changed schematic in Functional Block Diagram	
•	Changed linear input voltage range in Input Common-Mode Range and Single-Supply Operation	
•	Changed FET transistor input current limit from approximately 1.5-5 mA to 6 mA in Input Protection	
•	Changed resistors in Figure 9-1 from 60 k Ω to 40 k Ω in <i>Typical Application</i>	14



Changed Figure 10-5 to use a 5-V supply voltage	19
Changes from Revision A (January 2016) to Revision B (April 2019)	Page
Added information about the newer, upgraded INA818	1
Added Device Comparison Table	
·	

Changes from Revision * (September 2000) to Revision A (January 2016)

Page



5 Device Comparison Table

DEVICE	DESCRIPTION	GAIN EQUATION	RG PINS AT PIN
INA818	35-µV Offset, 0.4-µV/°C V _{OS} Drift, 8-nV/√Hz Noise, Low-Power, Precision Instrumentation Amplifier	G = 1 + 50 kΩ / RG	1, 8
INA819	35-µV Offset, 0.4-µV/°C V _{OS} Drift, 8-nV/√Hz Noise, Low-Power, Precision Instrumentation Amplifier	G = 1 + 50 kΩ / RG	2, 3
INA821	35- μ V Offset, 0.4- μ V/°C V _{OS} Drift, 7-nV/ \sqrt{Hz} Noise, High-Bandwidth, Precision Instrumentation Amplifier	G = 1 + 49.4 kΩ / RG	2, 3
INA828	50-μV Offset, 0.5-μV/°C V _{OS} Drift, 7-nV/√Hz Noise, Low-Power, Precision Instrumentation Amplifier	G = 1 + 50 kΩ / RG	1, 8
INA333	25-µV $V_{OS},$ 0.1-µV/°C V_{OS} Drift, 1.8-V to 5-V, RRO, 50-µA $I_Q,$ chopper-stabilized INA	G = 1 + 100 kΩ / RG	1, 8
PGA280	20-mV to \pm 10-V Programmable Gain IA With 3-V or 5-V Differential Output; Analog Supply up to \pm 18 V	Digital programmable	N/A
INA159	G = 0.2 V Differential Amplifier for ±10-V to 3-V and 5-V Conversion	G = 0.2 V/V	N/A
PGA112	Precision Programmable Gain Op Amp With SPI	Digital programmable	N/A

6 Pin Configuration and Functions




Figure 6-1. P (8-Pin PDIP) and D (8-Pin SOIC) Packages, Top View

Table 6-1. Pin Functions

	PIN	ТҮРЕ	DESCRIPTION	
NO.	NAME		egative input sitive input egative supply eference input. This pin must be driven by low impedance or connected to ground.	
1	R _G	—	Gain setting pin. For gains greater than 1, place a gain resistor between pin 1 and pin 8.	
2	V ⁻ IN	Input	Negative input	
3	V ⁺ IN	Input	Positive input	
4	V-	Power	Negative supply	
5	Ref	Input	Reference input. This pin must be driven by low impedance or connected to ground.	
6	Vo	Output	Output	
7	V ⁺	Power	Positive supply	
8	R _G		Gain setting pin. For gains greater than 1, place a gain resistor between pin 1 and pin 8.	



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	Supply voltage		±18	V
	Analog input voltage		±40	V
	Output short-circuit (to ground)	Continuous		
	Operating temperature	-40	125	°C
	Junction temperature		150	°C
	Lead temperature (soldering, 10 s)		300	°C
T _{stg}	Storage temperature	-40	125	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Section 7.3. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾			
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Vs	Power supply	±2.25	±15	±18	V
	Input common-mode voltage (for $V_0 = 0 V$)	V ⁻ + 2		V ⁺ – 2	V
T _A	Ambient temperature	-40		125	°C

7.4 Thermal Information

		INA	118	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	P (PDIP)	UNIT
		8 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	115	48	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	62	37	°C/W
R _{θJB}	Junction-to-board thermal resistance	59	25	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	14	14	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	58	25	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.



7.5 Electrical Characteristics

at T_A = 25°C, V_S = ±15 V, V_{CM} = 0 V, and R_L = 10 $k\Omega$ (unless otherwise noted)

PARA	AMETER	TEST COND	ITIONS	MIN	ТҮР	MAX	UNIT	
INPUT								
	Initial	T _A = 25°C	INA118PB, UB		±10 ± 50 / G	±50 ± 500 / G	μV	
	Innuar	T _A = 23 C	INA118P, U		±25 ±100 / G	±125 ±1000 / G	μv	
	vs Temperature	T _A = -40°C to +85°C	INA118PB, UB		±0.2 ± 2 / G	±0.5 ± 20 / G	µV/°C	
Offset voltage, RTI	vs temperature	T _A = -40 C to +85 C	INA118P, U		±0.2 ± 5 / G	±1 ± 20 / G	μν/ C	
	vs Power supply	V _S = ±2.25 V to ±18 V	INA118PB, UB		±1 ±10 / G	±5 ± 100 / G	μV/V	
		VS - 12.25 V 10 110 V	INA118P, U		±1 ±10 / G	±10 ±100 / G	μν/ν	
	Long-term stability				±0.4 ±5 / G		μV/mo	
Impedance	Differential				10 ¹⁰ 1		Ω pF	
Impedance	Common-mode				10 ¹⁰ 4		32 Pi	
Linear input voltage				(V ⁺) – 2	(V ⁺) – 1.4		V	
Linear input voltage				(V ⁻) + 2	(V ⁻) + 1.2		v	
Safe input voltage						±40	V	
		V_{CM} = ±10 V, ΔR_{S} = 1 k Ω ,	INA118PB, UB	80	90			
		G = 1	INA118P, U	73	90			
		V_{CM} = ±10 V, ΔR _S = 1 kΩ,	INA118PB, UB	97	110			
Common-modo roio	ction	G = 10	INA118P, U	89	110		dB	
Common-mode reje	CUON	V _{CM} = ±10 V, ΔR _S = 1 kΩ,	INA118PB, UB	107	120			
		G = 100	INA118P, U	98	120			
		V _{CM} = ±10 V, ΔR _S = 1 kΩ,	INA118PB, UB	110	125			
		G = 1000	INA118P, U	100	125			
Riac current			INA118PB, UB		±1	±5	•	
Bias current			INA118P, U		±1	±10	nA	
Bias current drift		$T_A = -40^{\circ}C$ to $+85^{\circ}C$			±40		pA/°C	
o <i>m</i> , ,			INA118PB, UB		±1	±5		
Offset current			INA118P, U		±1	±10	nA	
Offset current drift		$T_A = -40^{\circ}C$ to +85°C			±40		pA/°C	
			f = 10 Hz		11		nV/√ Hz	
			f = 100 Hz		10		nV/√ Hz	
Noise voltage, RTI		G = 1000, R _S = 0 Ω	f = 1 kHz		10		nV/√Hz	
			f _B = 0.1 Hz to 10 Hz		0.28		µVp-p	
			f = 10 Hz		2			
Noise current			f = 1 kHz		0.3		pA/√Hz	
			f _B = 0.1 Hz to 10 Hz		80		рАр-р	
GAIN						1		
Gain equation					1 + (50 kΩ / R _G)		V/V	
Gain				1		10000	V/V	
		G = 1			±0.01%	±0.024%		
		G = 10			±0.02%	±0.4%		
Gain error		G = 100			±0.05%	±0.5%		
		G = 1000			±0.5%	±1%		
Gain drift		G = 1, T _A = -40°C to +85°C	c		±1	±10	ppm/°C	
50-kΩ resistance dri	ft ⁽¹⁾	T _A = -40°C to +85°C			±25	±100	ppm/°C	
		G = 1			±0.0003	±0.001		
		G = 10			±0.0005	±0.002		
Nonlinearity		G = 100			±0.0005	±0.002	% of FSR	
		G = 1000		±0.002	±0.01			



7.5 Electrical Characteristics (continued)


at $T_A = 25^{\circ}$ C, $V_S = \pm 15$ V, $V_{CM} = 0$ V, and $R_L = 10$ k Ω (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OUTPUT							
	Positive	R _L = 10 kΩ	(V ⁺) – 1	(V ⁺) – 0.8			
Voltage:	Negative	R _L = 10 kΩ	(V [−]) + 0.35	(V ⁻) + 0.2		V	
	Single supply high	$V^+ = 4.5 V, V^- = 0 V^{(2)}, R_L = 10 k\Omega$	1.8	2			
	Single supply low	$V^+ = 4.5 V, V^- = 0 V^{(2)}, R_L = 10 k\Omega$	60	35		mV	
Load capacitar	nce stability			1000		pF	
Short circuit current				+5/-12		mA	
FREQUENCY	RESPONSE						
		G = 1		800			
	-ID	G = 10		500			
Bandwidth, –3 dB		G = 100		70		kHz	
		G = 1000		7			
Slew rate		V _O = ±10 V, G = 10		0.9		V/µs	
		G = 1		15			
0 1111 11 0	0.40/	G = 10		15		-	
Settling time, 0.01%		G = 100		21		- μs	
		G = 1000		210			
Overload recov	very	50% overdrive		20		μs	
POWER SUPP	PLY	-	I				
Current		V _{IN} = 0 V		±350	±385	μA	

(1) Temperature coefficient of the 50-k Ω term in the gain equation.

(2) Common-mode input voltage range is limited. See text for discussion of low power supply and single power supply operation.

7.6 Typical Characteristics










7.6 Typical Characteristics (continued)

at $T_A = 25^{\circ}C$, $V_S = \pm 15 V$ (unless otherwise noted)




7.6 Typical Characteristics (continued)








7.6 Typical Characteristics (continued)








8 Detailed Description

8.1 Overview

Section 8.2 shows a simplified representation of the INA118 and provides insight into device operation. Each input is protected by two FET transistors that provide a low series resistance under normal signal conditions, thus preserving excellent noise performance. When excessive voltage is applied, these transistors limit input current to approximately 6 mA.

The differential input voltage is buffered by Q_1 and Q_2 and impressed across R_G , causing a signal current to flow through R_G , R_1 , and R_2 . The output difference amp, A_3 , removes the common-mode component of the input signal and refers the output signal to the Ref pin.

8.2 Functional Block Diagram





8.3 Feature Description

The INA118 input sections use junction field effect transistors (JFET) connected to provide protection up to ± 40 V. The current-feedback architecture provides maximum bandwidth over the full range of gain settings.

8.4 Device Functional Modes

8.4.1 Noise Performance

The INA118 provides low noise in most applications. For differential source impedances less than 1 k Ω , the INA103 may provide lower noise. For source impedances greater than 50 k Ω , the INA111 FET-input instrumentation amplifier may provide lower noise.

The low-frequency noise of the INA118 is approximately 0.28 μ V_{PP}, measured from 0.1 Hz to 10 Hz (G ≥ 100). The INA118 provides dramatically improved noise performance when compared to state-of-the-art, chopper-stabilized amplifiers.

8.4.2 Input Common-Mode Range

The linear input voltage range of the input circuitry of the INA118 is from approximately 1.4-V less than the positive supply voltage to 1.2-V greater than the negative supply. As a differential input voltage causes the output voltage to increase, however, the linear input range is limited by the output voltage swing of amplifiers A_1 and A_2 . Thus, the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on supply voltage; see also Figure 7-6.

Input-overload can produce an output voltage that appears normal. For example, if an input overload condition drives both input amplifiers to their positive output swing limit, the difference voltage measured by the output amplifier is near zero. In this case, the output of the INA118 is near 0 V even though both inputs are overloaded.

8.4.3 Input Protection

The inputs of the INA118 are individually protected for voltages up to ± 40 V. For example, a condition of -40 V on one input and ± 40 V on the other input does not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. To provide equivalent protection, series input resistors contribute excessive noise. If the input is overloaded, the protection circuitry limits the input current to a safe value of approximately 6 mA. Figure 7-12 shows this input current limit behavior. The inputs are protected even if the power supplies are disconnected or turned off.



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The INA118 measures a small differential voltage with a high common-mode voltage developed between the noninverting and inverting input. The high common-mode rejection makes the INA118 an excellent choice for a wide range of applications. The ability to set the reference pin to adjust the functionality of the output signal offers additional flexibility that is practical for multiple configurations.

9.2 Typical Application

DESIRED

GAIN

1

2

5

10

20

50

100

200

500

1000

2000

5000

10000

NC: No Connection.

 $\mathbf{R}_{\mathbf{G}}$

(Ω)

NC

50.00k

12 50k

5.556k

2.632k

1.02k

505.1

251.3

100.2

50.05


25.01

10.00

5 001

Figure 9-1 shows the basic connections required for operation of the INA118. Applications with noisy or high impedance power supplies can require decoupling capacitors close to the device pins, as shown. The output is referred to the output reference (Ref) pin, which is normally grounded. This connection must be low-impedance to maintain good common-mode rejection. A resistance of 12 Ω in series with the Ref pin causes a typical device to degrade to approximately 80-dB CMR (G = 1).

Figure 9-1 depicts an input signal with a 5-mV, 1-kHz signal with a 1- V_{PP} common-mode signal, a condition often observed in process-control systems. Figure 9-2 depicts the output of the INA118 (G = 250) depicting the clean recovered 1-kHz waveform.






Figure 9-1. Basic Connections



9.2.1 Design Requirements

Figure 9-5 and Figure 9-4 depict the performance of a typical application of the INA118 in a shop floor-vibration sensing application. Industrial process control systems often involve the interconnecting of multiple subsystems; therefore, ground loops are frequently encountered, and often are not easily solved. The inherent common-mode rejection of instrumentation amplifiers enables accurate measurements even in the presence of ground-loop potentials.

The typical application was tested in a system with these requirements:

- Transducer signal ≈ 5 mV_{PP}
- Transducer center frequency = 1 kHz
- Common-mode signal (required to be rejected): 1 V_{PP} at 60 Hz

9.2.2 Detailed Design Procedure

9.2.2.1 Setting the Gain

As shown in Equation 1, the gain of the INA118 is set by connecting a single external resistor, R_G , connected between pins 1 and 8.

$$G = 1 + \frac{50 \, k\Omega}{R_G} \tag{1}$$

Commonly used gains and resistor values are shown in Figure 9-1.

The 50-k Ω term in Equation 1 comes from the sum of the two internal feedback resistors of A₁ and A₂. These on-chip metal film resistors are laser-trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA118.

The stability and temperature drift of the external gain setting resistor, R_G , also affects gain. The contribution of R_G to gain accuracy and drift can be directly inferred from Equation 1. Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance, which contributes additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater.

9.2.2.2 Dynamic Performance

Figure 7-1 shows that, despite a low quiescent current, the INA118 achieves wide bandwidth, even at high gain. This achievement is due to the current-feedback topology of the INA118. Settling time also remains excellent at high gain.

The INA118 exhibits approximately 3-dB peaking at 500 kHz in unity gain. This peaking is a result of the current-feedback topology and is not an indication of instability. Unlike an op amp with poor phase margin, the rise in response is a predictable 6-dB/octave due to a zero in the amplifier response. A simple pole at 300 kHz or less produces a flat pass-band unity gain response.

9.2.2.3 Offset Trimming

The INA118 is laser-trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 9-2 shows an optional circuit for trimming the output offset voltage. The voltage applied to the Ref pin is summed at the output. The op amp buffer provides low impedance at the Ref pin to preserve good common-mode rejection.






Figure 9-2. Optional Trimming of Output Offset Voltage

9.2.2.4 Input Bias Current Return Path

The input impedance of the INA118 is extremely high at approximately $10^{10} \Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is approximately ±5 nA. High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. Figure 9-3 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential which exceeds the common-mode range of the INA118, and the input amplifiers saturates.

If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 9-3). With higher source impedance, using two equal resistors provides a balanced input, with the possible advantages of lower input offset voltage due to bias current, and better high-frequency common-mode rejection.





Figure 9-3. Providing an Input Common-Mode Current Path



9.2.3 Application Curves




9.3 Power Supply Recommendations


9.3.1 Low-Voltage Operation

The INA118 operates on power supplies as low as ± 2.25 V. Performance of the INA118 remains excellent with power supplies ranging from ± 2.25 V to ± 18 V. Most parameters vary only slightly throughout this supply voltage range; see also *Section 7.6*. Operation at low supply voltage requires careful attention to make sure that the input voltages remain within the respective linear range. Voltage swing requirements of internal nodes limit the input common-mode range with low power supply voltage. Figure 7-3 shows the range of linear operation for a various supply voltages and gains.











ISA TYPE	MATERIAL	COEFFICIENT (µV/°C)	R_1, R_2
E	+ Chromel – Constantan	58.5	66.5kΩ
J	+ Iron – Constantan	50.2	76.8kΩ
к	+ Chromel – Alumel	39.4	97.6kΩ
Т	+ Copper – Constantan	38.0	102kΩ










Figure 9-8. Differential Voltage to Current Converter




9.3.2 Single-Supply Operation

The INA118 can be used on single power supplies of 4.5 V to 36 V. Figure 9-10 shows a basic single-supply circuit. The output Ref pin is connected to ground. Zero differential input voltage demands an output voltage of 0 V (ground). The actual output voltage swing is limited to approximately 35-mV above ground, when the load is referred to ground as shown. Figure 7-15 shows how the output voltage swing varies with output current.

With single supply operation, V^+_{IN} and V^-_{IN} must be 1.2-V greater than ground for linear operation. Connecting the inverting input to ground and measuring a voltage connected to the noninverting input is not possible.

To illustrate the issues affecting low-voltage operation, consider the circuit in Figure 9-10, which shows the INA118 operating from a single 5-V supply. Depending on the desired gain, a resistor in series with the high side of the bridge can be required to make sure that the bridge output voltage is within the common-mode range of the amplifier inputs. See Figure 7-5 for 5-V single supply operation.



NOTE: (1) R_1 may be required to create proper common-mode voltage, for low voltage operation with certain gains — see text.

Figure 9-10. Single-Supply Bridge Amplifier

9.4 Layout

9.4.1 Layout Guidelines

TI always recommends paying attention to good layout practices. For best operational performance of the device, use good printed-circuit-board (PCB) layout practices, including:

- Make sure that both input paths are well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals. In addition, parasitic capacitance at the gain-setting pins can also affect CMRR over frequency. For example, in applications that implement gain switching using switches or PhotoMOS[®] relays to change the value of R_G, select the component so that the switch capacitance is as small as possible.
- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, and of the individual device. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry. Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V⁺ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in parallel with the noisy trace.
- Keep the traces as short as possible.



9.4.2 Layout Example




Figure 9-11. Layout Recommendation



10 Device and Documentation Support 10.1 Device Support

10.1.1 Development Support

Table 10-1. Design Kits and Evaluation Modules

NAME	NAME PART NUMBER		
DIP adapter evaluation module	DIP-ADAPTER-EVM	Evaluation modules and boards	
Universal instrumentation amplifier evaluation module	INAEVM	Evaluation modules and boards	

DESCRIPTION	PART NUMBER	TYPE						
Analog engineer's calculator	ANALOG-ENGINEER-CALC	Calculation tool						
TINA-TI [™] software: SPICE-based analog simulation program	TINA-TI	Circuit design and simulation						
PSpice [®] for TI design and simulation tool	PSPICE-FOR-TI	Circuit design and simulation						

Table 10-2. Development Tools

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TINA-TI[™] and TI E2E[™] are trademarks of Texas Instruments.

PhotoMOS[®] is a registered trademark of Panasonic Corporation.

PSpice[®] is a registered trademark of Cadence Design Systems, Inc.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA118P	ACTIVE	PDIP	Р	8	50	RoHS & Green	Call TI	N / A for Pkg Type	-40 to 85	INA118P	Samples
INA118PB	ACTIVE	PDIP	Р	8	50	RoHS & Green	Call TI	N / A for Pkg Type		INA118P B	Samples
INA118U	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI NIPDAU	Level-3-260C-168 HR		INA 118U	Samples
INA118U/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI NIPDAU	Level-3-260C-168 HR		INA 118U	Samples
INA118U/2K5G4	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 118U	Samples
INA118UB	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI NIPDAU	Level-3-260C-168 HR		INA 118U B	Samples
INA118UB/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI NIPDAU	Level-3-260C-168 HR		INA 118U B	Samples
INA118UBG4	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 118U B	Samples
INA118UG4	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 118U	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

ROHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



www.ti.com

PACKAGE OPTION ADDENDUM

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA118U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA118U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA118UB/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA118UB/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

28-Jun-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA118U/2K5	SOIC	D	8	2500	356.0	356.0	35.0
INA118U/2K5	SOIC	D	8	2500	367.0	367.0	35.0
INA118UB/2K5	SOIC	D	8	2500	367.0	367.0	35.0
INA118UB/2K5	SOIC	D	8	2500	367.0	367.0	35.0

TEXAS INSTRUMENTS

www.ti.com

28-Jun-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
INA118P	Р	PDIP	8	50	506	13.97	11230	4.32
INA118PB	Р	PDIP	8	50	506	13.97	11230	4.32
INA118U	D	SOIC	8	75	506.6	8	3940	4.32
INA118U	D	SOIC	8	75	506.6	8	3940	4.32
INA118UB	D	SOIC	8	75	506.6	8	3940	4.32
INA118UBG4	D	SOIC	8	75	506.6	8	3940	4.32
INA118UG4	D	SOIC	8	75	506.6	8	3940	4.32
INA118UG4	D	SOIC	8	75	506.6	8	3940	4.32

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated