





SN74AHC14Q-Q1

SGDS016D - FEBRUARY 2002 - REVISED OCTOBER 2023

# SN74AHC14Q-Q1 Automotive Hex Schmitt-Trigger Inverter

## **1** Features

Texas

INSTRUMENTS

- Qualified for automotive applications
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) • process
- Operating range of 2 V to 5.5 V V  $_{CC}$
- ٠ Latch-up performance exceeds 250 mA per JESD 17
- ESD protection exceeds 2000 V per MIL-STD-883, • Method 3015; exceeds 200 V using Machine Model (C = 200 pF, R = 0)

## 2 Applications

- Synchronize inverted clock inputs •
- Debounce a switch
- Invert a digital signal

## **3 Description**

The SN74AHC14Q contains independent six inverters. This device performs the Boolean function  $Y = \overline{A}$ 

#### **Package Information**

PART NUMBER	PART NUMBER PACKAGE <sup>(1)</sup>		BODY SIZE (NOM) <sup>(3</sup>					
SN74AHC14Q-Q1	D (SOIC, 14)	8.65 mm × 6 mm	8.65 mm × 3.9 mm					
	PW (TSSOP, 14)	5 mm × 4.4 mm	5 mm × 4.4 mm					
	BQA (WQFN, 14)	3 mm × 2.5 mm	3 mm × 2.5 mm					

- For all available packages, see the orderable addendum at (1) the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable
- The body size (length × width) is a nominal value and does (3) not include pins.

Υ П

Logic Diagram (Positive Logic)





# **Table of Contents**

1 Features	1
2 Applications	
3 Description	
4 Revision History	
5 Pin Configuration and Functions	3
6 Specifications	4
6.1 Absolute Maximum Ratings	4
6.2 ESD Ratings	4
6.3 Recommended Operating Conditions	4
6.4 Thermal Information	4
6.5 Electrical Characteristics	5
6.6 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V	5
6.7 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V	5
6.8 Noise Characteristics	6
6.9 Operating Characteristics	6
7 Parameter Measurement Information	7
8 Detailed Description	<mark>8</mark>
8.1 Overview	8

8.2 Functional Block Diagram	8
8.3 Device Functional Modes	
9 Application and Implementation	
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	. 11
11 Layout	. 11
11.1 Layout Guidelines	. 11
11.2 Layout Example	
12 Device and Documentation Support	.13
12.1 Documentation Support (Analog)	.13
12.2 Receiving Notification of Documentation Updates.	.13
12.3 Support Resources	. 13
12.4 Trademarks	
12.5 Electrostatic Discharge Caution	.13
12.6 Glossary	.13
13 Mechanical, Packaging, and Orderable	
Information	. 13

## **4** Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision C (June 2023) to Revision D (October 2023)	Page
•	Changes from Revision C (June 2023) to Revision D (October 2023)         Updated RθJA values: PW = 113 to 147.7, all values in °C/W         Changes from Revision B (April 2023) to Revision C (June 2023)         Updated the Device Information table to include package leads         Added the BQA package to the data sheet	4
С	hanges from Revision B (April 2023) to Revision C (June 2023)	Page
•	Updated the Device Information table to include package leads	1
•	Added the BQA package to the data sheet	1




## **5** Pin Configuration and Functions

	_		_	
1A [	1	U	14	vcc
1Y [	2			] 6A
2A 🛛	3		12	] 6Y
2Y 🛛	4		11	<b>]</b> 5A
3A 🛛	5		10	<b>]</b> 5Y
3Y 🛛	6		9	<b>4</b> A
GND [	7		8	<b>4</b> Y



#### Figure 5-1. D or PW Package, 14-Pin SOIC or TSSOP (Top View)



#### Table 5-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION				
NAME	NO.		BESCRIFTION				
1A	1	I	Input 1A				
1Y	2	0	Output 1Y				
2A	3	I	Input 2A				
2Y	4	0	Output 2Y				
3A	5	I	Input 3A				
3Y	6	0	Output 3Y				
4Y	8	0	Output 4Y				
4A	9	I	Input 4A				
5Y	10	0	Output 5Y				
5A	11	I	Input 5A				
6Y	12	0	Output 6Y				
6A	13	I	Input 6A				
GND	7	_	Ground Pin				
NC	_	_	No Connection				
V <sub>CC</sub>	14	_	Power Pin				

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.

# 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range	-0.5	7	V
$ V_1^2\rangle$	Input voltage range	-0.5	7	V
$V_0^2$ )	Output voltage range	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub> (V <sub>I</sub> < 0)	Input clamp current		-20	mA
$I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	Output clamp current		±20	mA
$I_O (V_O = 0 \text{ to } V_{CC})$	Continuous output current		±25	mA
V <sub>CC</sub> or GND	Continuous current		±50	mA
T <sub>stg</sub>	Storage temperature range	-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>		V
V <sub>(ESD)</sub>		Machine Model (C = 200 pF, R = 0) <sup>(2)</sup>	±200	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V		-50	mA
I <sub>ОН</sub>	High-level output current	$V_{CC} = 3.3 V \pm 0.3 V$		-4	
		V <sub>CC</sub> = 5 V ± 0.5 V		5.5 5.5 V <sub>CC</sub> -50	mA
		V <sub>CC</sub> = 2 V		50	mA
I <sub>OL</sub>	Low-level output current	$V_{CC} = 3.3 V \pm 0.3 V$		4	
		V <sub>CC</sub> = 5 V ± 0.5 V		5.5 5.5 V <sub>CC</sub> -50 -4 -8 50 4 8	mA
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### 6.4 Thermal Information

		S			
	THERMAL METRIC <sup>(1)</sup>	D	PW	BQA	UNIT
		14 PINS	14 PINS	14 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	86	147.7	88.3	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).



### 6.5 Electrical Characteristics

PARAMETER	TEST CONDITIONS		T <sub>A</sub> = 25°C			MAINI		UNIT		
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	IVIIIN	MAX	UNIT		
		3 V	1.2		2.2	1.2	2.2	V		
V <sub>T+</sub> Positive-going input threshold voltage		NS $V_{CC}$ MIN         TYP         MAX         MIN         M $3 \vee$ $1.2$ $2.2$ $1.2$ $2.2$ $1.2$ $1.2$ $4.5 \vee$ $1.75$ $3.15$ $1.75$ $3$ $1.75$ $3$ $5.5 \vee$ $2.15$ $3.85$ $2.15$ $3$ $3$ $0.9$ $1.9$ $0.9$ $4.5 \vee$ $1.35$ $2.75$ $1.35$ $2$ $3$ $2$ $3$ $2$ $3$ $3$ $2$ $3$ $3$ $2$ $3$ $3$ $2$ $3$ $3$ $2$ $3$	3.15	V						
anoonola voltago		5.5 V	2.15		3.85	2.15	3.85			
		3 V	0.9		1.9	0.9	1.9			
		4.5 V	1.35		2.75	1.35	2.75	V		
uncontra ronago		5.5 V	1.65	$ \begin{array}{ c c c c c c } \hline 3.15 & 1.75 & 3.15 \\ \hline 3.85 & 2.15 & 3.85 \\ \hline 1.9 & 0.9 & 1.9 \\ \hline 2.75 & 1.35 & 2.75 \\ \hline V \\ \hline 3.35 & 1.65 & 3.35 \\ \hline 1.2 & 0.3 & 1.2 \\ \hline 1.4 & 0.4 & 1.4 \\ \hline V \\ \hline 1.6 & 0.5 & 1.6 \\ \hline 2 & 1.9 \\ \hline 3 & 2.9 \\ \hline 4.5 & 4.4 \\ \hline V \\ \hline 2.48 \\ \hline 3.8 \\ \hline 0.1 & 0.1 \\ \hline \end{array} $						
ΔV <sub>T</sub> Hysteresis (V <sub>T+</sub> – V <sub>T-</sub> )		3 V	0.3		1.2	0.3	1.2			
		4.5 V	0.4		1.4	0.4	1.4	V		
		5.5 V	0.5		1.6	0.5	1.6			
		2 V	1.9	2		1.9				
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9				
/ <sub>ОН</sub>		4.5 V	4.4	4.5		4.4		V		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48				
√он	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8				
		2 V			0.1		0.1			
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1			
V <sub>OL</sub>		4.5 V			0.1		0.1	V		
	I <sub>OL</sub> = 4 mA	3 V	·		0.36	·	0.5			
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5			
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1	μA		
I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND,	I <sub>O</sub> = 05.5 V			2		20	μA		
Ci	$V_{I} = V_{CC}$ or GND	5 V		2	10			PF		

over recommended operating free-air temperature range (unless otherwise noted)

## 6.6 Switching Characteristics, V<sub>CC</sub> = 3.3 V $\pm$ 0.3 V

over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD	T,	<sub>A</sub> = 25°C		MIN	МАХ	UNIT
FARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX		MAA	UNIT
t <sub>PLH</sub>	Δ	Y	C <sub>L</sub> = 15 pF		8.3	12.8	1	15	ns
t <sub>PHL</sub>	A				8.3	12.8	1	15	115
t <sub>PLH</sub>	٨	A Y	C <sub>L</sub> = 50 pF		10.8	16.3	1	18.5	20
t <sub>PHL</sub>	A				10.8	16.3	1	18.5	ns

## 6.7 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range,  $V_{CC} = 5 V \pm 0.5 V$  (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD	Τ <sub>Α</sub>	= 25°C		MIN	MAX	UNIT
		10 (001901)	CAPACITANCE	MIN	TYP	MAX	IVIIIN		UNIT
t <sub>PLH</sub>	А	V	C <sub>1</sub> = 15 pF		5.5	8.6	1	10	20
t <sub>PHL</sub>	A	T	CL = 15 pF		5.5	8.6	1	10	ns
t <sub>PLH</sub>	А	V	C = 50  pc	0 - 50 - 5	7	10.6	1	12	20
t <sub>PHL</sub>	~	ſ	C <sub>L</sub> = 50 pF		7	10.6	1	12	ns



#### **6.8 Noise Characteristics**

 $V_{CC}$  = 5 V,  $C_{L}$  = 50 pF,  $T_{A}$  = 25°C <sup>(1)</sup>

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL</sub> (P)	Quiet output, maximum dynamic V <sub>OL</sub>		0.8		V
V <sub>OL</sub> (V)	Quiet output, minimum dynamic V <sub>OL</sub>		-0.4		V
V <sub>OH</sub> (V)	Quiet output, minimum dynamic V <sub>OH</sub>		4.6		V
V <sub>IH</sub> (D)	High-level dynamic input voltage	3.5			V
V <sub>IL</sub> (D)	Low-level dynamic input voltage			1.5	V

(1) Characteristics are for surface-mount packages only.


## **6.9 Operating Characteristics**

 $V_{CC} = 5 V, T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load, f = 1 MHz	9	pF



### 7 Parameter Measurement Information



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1$  MHz,  $Z_{O} = 50 \Omega$ ,  $t_{f} \leq 3$  ns,  $t_{f} \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.

TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND
Open Drain	V <sub>CC</sub>



## 8 Detailed Description


### 8.1 Overview

Each circuit functions as an independent inverter, but because of the Schmitt action, the inverters have different input threshold levels for positive-going ( $V_{T+}$ ) and negative-going ( $V_{T-}$ ) signals.

### 8.2 Functional Block Diagram



Figure 8-1. Logic Diagram (Positive Logic)



t

#### 8.3 Device Functional Modes

INPUT	OUTPUT
A	Y
Н	L
L	Н

<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The SN74AHC14Q-Q1 can be used to add an additional stage to a counter with an external flip-flop. Because counters use a negative edge trigger, the flip-flop's clock input must be inverted to provide this function. Having Schmitt-trigger inputs is important in this application to eliminate any noise issues that could impact the counting function which could lead to incorrect frequency division. This function only requires one of the six available inverters in the SN74AHC14Q-Q1 device, so the remaining channels can be used for other applications needing an inverted signal or improved signal integrity. Unused inputs must be terminated at  $V_{CC}$  or GND. Unused outputs can be left floating.

#### 9.2 Typical Application




Figure 9-1. Typical Application Block Diagram

#### 9.2.1 Design Requirements

#### 9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74AHC14Q-Q1 plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74AHC14Q-Q1 plus the maximum supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74AHC14Q-Q1 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

Copyright © 2023 Texas Instruments Incorporated



The SN74AHC14Q-Q1 can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V<sub>CC</sub> pin.

Total power consumption can be calculated using the information provided in the CMOS Power Consumption and Cpd Calculation application note.

Thermal increase can be calculated using the information provided in the *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices* application note.

#### CAUTION

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 9.2.1.2 Input Considerations

Input signals must cross  $V_{t-(min)}$  to be considered a logic LOW, and  $V_{t+(max)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74AHC14Q-Q1 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k $\Omega$  resistor value is often used due to these factors.

The SN74AHC14Q-Q1 has no input signal transition rate requirements because it has Schmitt-trigger inputs.

Another benefit to having Schmitt-trigger inputs is the ability to reject noise. Noise with a large enough amplitude can still cause issues. To know how much noise is too much, please refer to the  $\Delta V_{T(min)}$  in the *Electrical Characteristics*. This hysteresis value will provide the peak-to-peak limit.

Unlike what happens with standard CMOS inputs, Schmitt-trigger inputs can be held at any valid value without causing huge increases in power consumption. The typical additional current caused by holding an input at a value other than  $V_{CC}$  or ground is plotted in the *Typical Characteristics*.

Refer to the Feature Description section for additional information regarding the inputs for this device.

#### 9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to  $V_{CC}$  or ground.

Refer to the *Feature Description* section for additional information regarding the outputs for this device.





#### 9.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section.
- Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; it will, however, ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74AHC14Q-Q1 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)}) \Omega$ . This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in M $\Omega$ ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

#### 9.2.3 Application Curves




Figure 9-2. Application Timing Diagram

#### **10 Power Supply Recommendations**

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

#### 11 Layout

#### 11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used). Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.



### 11.2 Layout Example




Figure 11-1. Example Layout for the SN74AHC14Q-Q1



## 12 Device and Documentation Support

### 12.1 Documentation Support (Analog)

#### 12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application note
- Texas Instruments, *Designing With Logic* application note
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application note
- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note

### **12.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **12.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

EPIC<sup>™</sup> is a trademark of Texas Instruments.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74AHC14QDRQ1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC14Q	Samples
SN74AHC14QPWRG4Q1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA14Q	Samples
SN74AHC14QPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA14Q	Samples
SN74AHC14QWBQARQ1	ACTIVE	WQFN	BQA	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC14Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC14QPWRG4Q1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC14QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC14QWBQARQ1	WQFN	BQA	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

28-Sep-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC14QPWRG4Q1	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74AHC14QPWRQ1	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74AHC14QWBQARQ1	WQFN	BQA	14	3000	210.0	185.0	35.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **BQA 14**

2.5 x 3, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **BQA0014B**



# **PACKAGE OUTLINE**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **BQA0014B**

# **EXAMPLE BOARD LAYOUT**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **BQA0014B**

# **EXAMPLE STENCIL DESIGN**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated