













SCES770A - DECEMBER 2008 - REVISED MARCH 2017

# SN74LVC8T245-EP 8-Bit Dual-Supply Bus Transceiver With Configurable Voltage Translation and Tri-State Outputs

#### **Features**

- Control Inputs V<sub>IH</sub>/V<sub>II</sub> Levels Are Referenced to V<sub>CCA</sub> Voltage
- $V_{\text{CC}}$  Isolation Feature If Either  $V_{\text{CC}}$  Input Is at GND, All Are in the High-Impedance State
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 4000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

# Applications

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (-55°C/125°C) Temperature Range (1)
- Extended Product Life Cycle
- **Extended Product-Change Notification**
- Product Traceability

# 3 Description

This 8-bit noninverting bus transceiver uses two separate configurable power-supply rails. SN74LVC8T245-EP is optimized to operate with V<sub>CCA</sub> and V<sub>CCB</sub> set at 1.65 V to 5.5 V. The A port is designed to track  $V_{CCA}$ .  $V_{CCA}$  accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track V<sub>CCB</sub>. V<sub>CCB</sub> accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5.5-V voltage nodes.

SN74LVC8T245-EP The designed asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable  $(\overline{OE})$  input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess I<sub>CC</sub> and I<sub>CCZ</sub>.

The SN74LVC8T245-EP is designed so that the control pins (DIR and  $\overline{OE}$ ) are supplied by  $V_{CCA}$ .


#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
	TSSOP (24)	4.40 mm × 7.80 mm				
SN74LVC8T245-EP	SOIC (24)	7.50 mm × 15.40 mm				
	VQFN (24)	3.50 mm × 5.50 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### (1) Additional temperature ranges are available – contact factory.

# Logic Diagram (Positive Logic)





# **Table of Contents**

1	Features 1		9.1 Overview	10
2	Applications 1		9.2 Functional Block Diagram	10
3	Description 1		9.3 Feature Description	10
4	Revision History		9.4 Device Functional Modes	10
5	Description (continued)	10	Application and Implementation	11
6	Pin Configuration and Functions		10.1 Application Information	11
7	Specifications		10.2 Typical Application	11
'	7.1 Absolute Maximum Ratings	11	Power Supply Recommendations	
	7.2 ESD Ratings	12	Layout	14
	7.3 Recommended Operating Conditions		12.1 Layout Guidelines	14
	7.4 Thermal Information PW, DW and RHL		12.2 Layout Example	14
	7.5 Electrical Characteristics	13	Device and Documentation Support	15
	7.6 Switching Characteristics		13.1 Receiving Notification of Documentation Updates	15
	7.7 Switching Characteristics		13.2 Community Resources	15
	7.8 Switching Characteristics		13.3 Trademarks	15
	7.9 Switching Characteristics		13.4 Electrostatic Discharge Caution	15
	7.10 Operating Characteristics		13.5 Glossary	15
8	Parameter Measurement Information9	14	Mechanical, Packaging, and Orderable Information	15
9	Detailed Description 10		IIIOIIIIauoii	10

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Original (December 2008) to Revision A

**Page** 

•	Added ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
•	Changed Ordering Information table to Device Information table
•	Added SOIC and VQFN packages to data sheet
•	Added the temperature conditions for MIN, TYP, and MAX in the Electrical Characteristics table
•	Changed $T_A = -55^{\circ}\text{C}$ to 125°C values for $I_I$ , $I_{Off}$ , $I_{OZ}$ , $I_{CCA}$ , $I_{CCB}$ , and $I_{CCA} + I_{CCB}$ in the <i>Electrical Characteristics</i> table




# 5 Description (continued)


This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V<sub>CC</sub> isolation feature ensures that if either V<sub>CC</sub> input is at GND, all outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

# 6 Pin Configuration and Functions





#### **Pin Functions**

	PIN	1/0	DECORIDATION
NAME	NO.	1/0	DESCRIPTION
A1	3	I/O	Input/output A1. Referenced to V <sub>CCA</sub> .
A2	4	I/O	Input/output A2. Referenced to V <sub>CCA</sub> .
A3	5	I/O	Input/output A3. Referenced to V <sub>CCA</sub> .
A4	6	I/O	Input/output A4. Referenced to V <sub>CCA</sub> .
A5	7	I/O	Input/output A5. Referenced to V <sub>CCA</sub> .
A6	8	I/O	Input/output A6. Referenced to V <sub>CCA</sub> .
A7	9	I/O	Input/output A7. Referenced to V <sub>CCA</sub> .
A8	10	I/O	Input/output A8. Referenced to V <sub>CCA</sub> .
B1	21	I/O	Input/output B1. Referenced to V <sub>CCB</sub> .
B2	20	I/O	Input/output B2. Referenced to V <sub>CCB</sub> .
B3	19	I/O	Input/output B3. Referenced to V <sub>CCB</sub> .
B4	18	I/O	Input/output B4. Referenced to V <sub>CCB</sub> .
B5	17	I/O	Input/output B5. Referenced to V <sub>CCB</sub> .
B6	16	I/O	Input/output B6. Referenced to V <sub>CCB</sub> .
B7	15	I/O	Input/output B7. Referenced to V <sub>CCB</sub> .
B8	14	I/O	Input/output B8. Referenced to V <sub>CCB</sub> .
DIR	2	I	Direction-control signal.
GND	11, 12, 13	G	Ground.
ŌĒ	22	I	Tri-state output-mode enables. Pull $\overline{\text{OE}}$ high to place all outputs in tri-state mode. Referenced to $V_{\text{CCA}}$ .
V <sub>CCA</sub>	1	Р	A-port supply voltage. 1.65 V ≤ V <sub>CCA</sub> ≤ 5.5 V.
V <sub>CCB</sub>	23, 24	Р	B-port supply voltage. 1.65 V ≤ V <sub>CCA</sub> ≤ 5.5 V.

Copyright © 2008–2017, Texas Instruments Incorporated



# 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CCA}$	Supply voltage		-0.5	6.5	V
		I/O ports (A port)	-0.5	6.5	
$V_{I}$	Input voltage <sup>(2)</sup>	I/O ports (B port)	-0.5	6.5	V
		Control inputs	-0.5	6.5	
.,	Voltage applied to any output	A port	-0.5	6.5	V
Vo	in the high-impedance or power-off state (2)	B port	-0.5	6.5	V
\/	Voltage applied to any output in the high or low state <sup>(2)(3)</sup>	A port	-0.5	$-0.5$ $V_{CCA} + 0.5$	
Vo	voltage applied to any output in the high of low state	B port	-0.5	V <sub>CCB</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		<b>–</b> 50	mA
lok	Output clamp current	V <sub>O</sub> < 0		<b>–</b> 50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V <sub>CCA</sub> , V <sub>CCB</sub> , and GND			±100	mA
$R_{\theta JA}$	Package thermal impedance <sup>(4)</sup>			88	°C/W
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)		
V <sub>(ESD)</sub>		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V
		Machine model	±200	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Submit Documentation Feedback

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The output positive-voltage rating may be exceeded up to 6.5-V maximum if the output current rating is observed.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 7.3 Recommended Operating Conditions (1)(2)(3)(4)

			V <sub>CCI</sub>	V <sub>CCO</sub>	MIN	MAX	UNIT	
V <sub>CCA</sub>	0 1 1				1.65	5.5	.,	
V <sub>CCB</sub>	Supply voltage				1.65	5.5	V	
	I		1.65 to 1.95 V		V <sub>CCI</sub> × 0.65			
. ,	High-level	5 (5)	2.3 to 2.7 V		1.7			
$V_{IH}$	input voltage	Data inputs (5)	3 to 3.6 V		2		V	
			4.5 to 5.5 V		$V_{CCI} \times 0.7$			
			1.65 to 1.95 V			V <sub>CCI</sub> × 0.35		
. ,	Low-level	5 (5)	2.3 to 2.7 V			0.7		
$V_{IL}$	input voltage	Data inputs <sup>(5)</sup>	3 to 3.6 V			0.8	V	
			4.5 to 5.5 V			$V_{CCI} \times 0.3$		
			1.65 to 1.95 V		V <sub>CCA</sub> × 0.65			
$V_{IH}$	High-level	Control inputs	2.3 to 2.7 V		1.7		V	
·П	input voltage	oltage (referenced to V <sub>CCA</sub> ) <sup>(6)</sup>	3 to 3.6 V		2		·	
			4.5 to 5.5 V		V <sub>CCA</sub> × 0.7			
	Low-level input voltage		1.65 to 1.95 V			V <sub>CCA</sub> × 0.35		
$V_{IL}$		Control inputs	2.3 to 2.7 V			0.7	V	
		(referenced to V <sub>CCA</sub> ) <sup>(6)</sup>	3 to 3.6 V			0.8		
			4.5 to 5.5 V			$V_{CCA} \times 0.3$		
V <sub>I</sub>	Input voltage	Control inputs			0	5.5	V	
.,	Input/output	Active state			0	V <sub>cco</sub>	V	
V <sub>I/O</sub>	voltage	Tri-state			0	5.5	V	
				1.65 to 1.95 V		-4		
	High lavel autout			2.3 to 2.7 V		-8	A	
I <sub>OH</sub>	High-level output	current		3 to 3.6 V		-24	mA	
				4.5 to 5.5 V		-32		
				1.65 to 1.95 V		4		
	Lave lavel autout			2.3 to 2.7 V		8	Λ	
l <sub>OL</sub>	Low-level output of	current		3 to 3.6 V		24	mA	
				4.5 to 5.5 V		32		
			1.65 to 1.95 V			20		
A+/A	Input transition	Data inputa	2.3 to 2.7 V			20	ns/V	
Δt/Δv	rise or fall rate	Data inputs	3 to 3.6 V			10		
			4.5 to 5.5 V			5		
T <sub>A</sub>	Operating free-air	temperature			-55	125	°C	

 $V_{\text{CCI}}$  is the  $V_{\text{CC}}$  associated with the data input port.

 $V_{CCO}$  is the  $V_{CC}$  associated with the output port. All unused or driven (floating) data inputs (I/Os) of the device must be held at logic HIGH or LOW (preferably  $V_{CCI}$  or GND) to ensure proper device operation and minimize power. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

All unused control inputs must be held at  $V_{\text{CCA}}$  or GND to ensure proper device operation and minimize power consumption.

For  $V_{CCI}$  values not specified in the data sheet,  $V_{IH}$  min =  $V_{CCI}$  × 0.7 V,  $V_{IL}$  max =  $V_{CCI}$  × 0.3 V. For  $V_{CCA}$  values not specified in the data sheet,  $V_{IH}$  min =  $V_{CCA}$  × 0.7 V,  $V_{IL}$  max =  $V_{CCA}$  × 0.3 V.



# 7.4 Thermal Information PW, DW and RHL

		SN74LVC8T245-EP						
	THERMAL METRIC <sup>(1)</sup>	PW	DW	RHL	UNIT			
		24 PINS	24 PINS	24 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	90.6	68.1	36.2	°C/W			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	27.6	35.6	27.9	°C/W			
$R_{\theta JB}$	Junction-to-board thermal resistance	45.3	37.8	13.5	°C/W			
ΨЈТ	Junction-to-top characterization parameter	1.3	13	0.5	°C/W			
ΨЈВ	Junction-to-board characterization parameter	44.8	37.5	13.4	°C/W			
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	3.6	°C/W			

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)(1)(2)

DAD	AMETED	TEST CONDI	TIONS	V	V	TA	= 25°	С	$T_A = -55^{\circ}C$ to	125°C	UNIT	
PAR	AMETER	TEST CONDIT	IONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	MIN	MAX	UNII	
		$I_{OH} = -100 \mu A$ ,	$V_{I} = V_{IH}$	1.65 V to 4.5 V	1.65 V to 4.5 V				V <sub>CCO</sub> - 0.1			
		$I_{OH} = -4 \text{ mA},$	$V_I = V_{IH}$	1.65 V	1.65 V				1.2			
$V_{OH}$		$I_{OH} = -8 \text{ mA},$	$V_I = V_{IH}$	2.3 V	2.3 V				1.9		V	
		$I_{OH} = -24 \text{ mA},$	$V_I = V_{IH}$	3 V	3 V				2.4			
		$I_{OH} = -32 \text{ mA},$	$V_I = V_{IH}$	4.5 V	4.5 V				3.8			
		02 1		1.65 V to 4.5 V	1.65 V to 4.5 V					0.1		
				1.65 V	1.65 V					0.45		
$V_{OL}$		$I_{OL} = 8 \text{ mA},$	$V_I = V_{IL}$	2.3 V	2.3 V					0.3	V	
		I <sub>OL</sub> = 24 mA,	$V_I = V_{IL}$	3 V	3 V					0.55		
		I <sub>OL</sub> = 32 mA,	$V_I = V_{IL}$	4.5 V	4.5 V					0.55		
I <sub>I</sub>	DIR	$V_I = V_{CCA}$ or GND		1.65 V to 5.5 V	1.65 V to 5.5 V	-1		1	-2	2	μΑ	
	A or B	$V_{i}$ or $V_{o} = 0$ to 5.5 V		0 V	0 V to 5.5 V	-1		1	-11	11	μΑ	
I <sub>off</sub>	port			0 V to 5.5 V	0 V	-1		1	-11	11		
I <sub>OZ</sub>	A or B port	$\frac{V_O}{OE} = V_{CCO}$ or GND, $\frac{V_O}{OE} = V_{IH}$	ı	1.65 V to 5.5 V	1.65 V to 5.5 V	-1		1	-6	6	μА	
				1.65 V to 5.5 V	1.65 V to 5.5 V					20		
$I_{CCA}$		$V_I = V_{CCI}$ or GND,	$I_O = 0$	5 V	0 V					20	μΑ	
				0 V	5 V					-10		
				1.65 V to 5.5 V	1.65 V to 5.5 V					20		
I <sub>CCB</sub>		$V_I = V_{CCI}$ or GND,	$I_O = 0$	5 V	0 V					-10	μΑ	
				0 V	5 V					20		
I <sub>CCA</sub> + I <sub>CCB</sub>		$V_I = V_{CCI}$ or GND,	I <sub>O</sub> = 0	1.65 V to 5.5 V	1.65 V to 5.5 V					40	μΑ	
	A port	One A port at V <sub>CCA</sub> DIR at V <sub>CCA</sub> , B port								50		
$\Delta I_{CCA}$	DIR	DIR at V <sub>CCA</sub> - 0.6 B port = open, A port at V <sub>CCA</sub> or G		3 V to 5.5 V	3 V to 5.5 V					50	μΑ	
$\Delta I_{CCB}$	B port	One B port at V <sub>CCB</sub> DIR at GND, A port		3 V to 5.5 V	3 V to 5.5 V					50	μА	
Ci	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND		3.3 V	3.3 V		4			5	pF	
C <sub>io</sub>	A or B port	$V_O = V_{CCA/B}$ or GNI		3.3 V	3.3 V		8.5			10	pF	

 $<sup>\</sup>begin{array}{ll} \hbox{(1)} & V_{CCO} \text{ is the } V_{CC} \text{ associated with the output port.} \\ \hbox{(2)} & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \\ \end{array}$ 

Submit Documentation Feedback



# 7.6 Switching Characteristics

over recommended operating free-air temperature range,  $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CCB</sub> = 1.8 V ± 0.15 V		V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT
	(INPUT) (	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	В	1.7	25.9	1.3	13.2	1	11.4	0.8	11.1	ns
t <sub>PHL</sub>	A	В	1.7	25.9	1.5	13.2	•	11.4	0.0	11.1	115
t <sub>PLH</sub>	В	A	0.9	28.8	0.8	27.6	0.7	27.4	0.7	27.4	ns
t <sub>PHL</sub>	Б	A	0.9	20.0	0.0	21.0	0.7	21.4	0.7	21.4	115
$t_{PHZ}$	ŌĒ	A	1.5	33.6	1.5	33.4	1.5	33.3	1 /	33.2	ns
$t_{PLZ}$	OL	Α	1.5	33.0	1.5	55.4	1.0	33.3	1.4	33.2	115
$t_{PHZ}$	ŌĒ	В	2.4	36.2	1.9	17.1	1.7	16	12	14.3	ns
$t_{PLZ}$	OL	В	2.4	30.2	1.9	17.1	1.7	10	1.3	14.3	115
$t_{PZH}$	ŌĒ	A	0.4	28	0.4	27.8	0.4	27.7	0.4	27.7	ns
$t_{PZL}$	ÜE	^	0.4	20	0.4	21.0	0.4	21.1	0.4	21.1	115
t <sub>PZH</sub>	ŌĒ	В	1.8	40	1.5	20	1.2	16.6	0.9	14.8	ns
$t_{PZL}$	OL .	В	1.0	40	1.5	20	1.2	10.0	0.9	14.0	115

# 7.7 Switching Characteristics

over recommended operating free-air temperature range,  $V_{CCA}$  = 2.5 V  $\pm$  0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)				V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT
	(INPUT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	В	1.5	25.4	1.2	13	0.8	10.2	0.6	8.8	ns
t <sub>PHL</sub>	A	В	1.5	25.4	1.2	13	0.0	10.2	0.0	0.0	115
t <sub>PLH</sub>	В	А	1.2	13.3	1	13.1	1	12.9	0.9	12.8	ns
t <sub>PHL</sub>	Б	^	1.2	13.3	ı	13.1	•	12.9	0.9	12.0	115
t <sub>PHZ</sub>	ŌĒ	А	1.4	13	1.4	13	1.4	13	1.4	13	ns
$t_{PLZ}$	OL	A	1.4	13	1.4	13	1.4	13	1.4	13	115
t <sub>PHZ</sub>	ŌĒ	В	2.3	33.6	1.8	15	1.7	14.3	0.9	10.9	ns
t <sub>PLZ</sub>	OE	Б	2.3	33.0	1.0	15	1.7	14.3	0.9	10.9	115
t <sub>PZH</sub>	ŌĒ	A	1	17.2	1	17.3	1	17.2	1	17.3	ns
t <sub>PZL</sub>	OE	A	ı	17.2	ı	17.3		17.2	'	17.3	115
t <sub>PZH</sub>	ŌĒ	В	1.7	32.2	1.5	18.1	1.2	14.1	1	11.2	ns
t <sub>PZL</sub>	OE	В	1.7	32.2	1.5	10.1	1.2	14.1		11.2	115



# 7.8 Switching Characteristics

over recommended operating free-air temperature range,  $V_{CCA}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CCB</sub> = 1.8 V ± 0.15 V		V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT
	(INPUT)	(OUIPUI)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	А	В	1.5	25.2	1.1	12.8	0.8	10.3	0.5	10.4	ns
t <sub>PHL</sub>	Α	В	1.5	25.2	1.1	12.0	0.0	10.3	0.5	10.4	115
t <sub>PLH</sub>	В	A	0.8	11.2	0.8	10.2	0.7	10.1	0.6	10	ns
t <sub>PHL</sub>	Б	Α	0.6	11.2	0.0	10.2	0.7	10.1	0.0	10	115
t <sub>PHZ</sub>	ŌĒ	А	1.6	12.2	1.6	12.2	1.6	12.2	1.6	12.2	ns
t <sub>PLZ</sub>	OL	Α	1.0	12.2	1.0	12.2	1.0	12.2	1.0	12.2	115
t <sub>PHZ</sub>	ŌĒ	В	2.1	33	1.7	14.3	1.5	12.6	0.8	10.3	ns
t <sub>PLZ</sub>	OL	В	2.1	33	1.7	14.5	1.5	12.0	0.0	10.3	115
t <sub>PZH</sub>	ŌĒ	А	0.8	14.1	0.8	13.6	0.8	13.2	0.8	13.6	ns
t <sub>PZL</sub>	OE .	^	0.6	14.1	0.0	13.0	0.0	13.2	0.0	13.0	115
t <sub>PZH</sub>	ŌĒ	В	1.8	31.7	1.4	18.4	1.1	12.9	0.9	10.9	ns
t <sub>PZL</sub>	OL .	В	1.0	31.7	1.4	10.4	1.1	12.5	0.9	10.9	110

# 7.9 Switching Characteristics

over recommended operating free-air temperature range, V<sub>CCA</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
	(INPOT)	(0011-01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	В	1.5	25.4	1	12.8	0.7	10	0.4	8.2	ns
t <sub>PHL</sub>	A	Б	1.5	25.4	ı	12.0	0.7	10	0.4	0.2	115
t <sub>PLH</sub>	В	A	0.7	11	0.4	8.8	0.3	8.5	0.3	8.3	ns
t <sub>PHL</sub>	Б		0.7		0.4	0.0	0.3	0.0	0.3	0.3	115
$t_{PHZ}$	<del></del> <del>OE</del>	А	0.3	9.4	0.3	9.4	0.3	9.4	0.3	9.4	ns
$t_{PLZ}$	OL	A	0.5	9.4	0.5	9.4	0.3	9.4	0.3	9.4	10
$t_{PHZ}$	<del>OE</del>	В	2	32.7	1.6	13.7	1.4	12	0.7	9.7	ns
$t_{PLZ}$	OE	Б	2	32.1	1.0	13.7	1.4	12	0.7	9.7	115
t <sub>PZH</sub>	<del>OE</del>	۸	0.7	10.9	0.7	10.9	0.7	10.9	0.7	10.9	ns
t <sub>PZL</sub>	OE	Α	0.7	10.9	0.7	10.9	0.7	10.9	0.7	10.9	10
$t_{PZH}$	<del>OE</del>	D	1 5	21.6	12	10 /	1	13.7	0.9	10.7	200
t <sub>PZL</sub>	OE	В	1.5	31.6	1.3	18.4	1	13.7	0.9	10.7	ns

# 7.10 Operating Characteristics

 $T_{\Delta} = 25^{\circ}C$ 

PARAMETER		TEST		V <sub>CCA</sub> = V <sub>CCB</sub> = 2.5 V	V <sub>CCA</sub> = V <sub>CCB</sub> = 3.3 V	V <sub>CCA</sub> = V <sub>CCB</sub> = 5 V	UNIT	
		COMBINIONS	TYP	TYP	TYP	TYP		
C <sub>pdA</sub> (1)	A-port input, B-port output		2	2	2	3	pF	
C <sub>pdA</sub> ` '	B-port input, A-port output	$C_L = 0,$ f = 10 MHz,	12	13	13	16	pΓ	
C (1)	A-port input, B-port output	$t_r = t_f = 1 \text{ ns}$	13	13	14	16	pF	
C <sub>pdB</sub> (1)	B-port input, A-port output		2	2	2	3	рг	

(1) Power dissipation capacitance per transceiver

Submit Documentation Feedback


 $V_{\text{CCA}}$ 



Input

Output


#### 8 Parameter Measurement Information




TEST	S1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	$2\times\mathbf{V_{CCO}}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

V <sub>CCO</sub>	CL	$R_{L}$	V <sub>TP</sub>
1.8 V ± 0.15 V	15 pF	<b>2 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	<b>2 k</b> Ω	0.15 V
3.3 V $\pm$ 0.3 V	15 pF	<b>2 k</b> Ω	0.3 V
5 V ± 0.5 V	15 pF	<b>2 k</b> Ω	0.3 V





Output Control

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $dv/dt \geq 1 V/ns$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.
- I.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.
- J. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



#### 9 Detailed Description

#### 9.1 Overview

The SN74LVC8T245-EP is an 8-bit, dual supply non-inverting voltage level translation. Pin Ax and direction control pin are support by  $V_{\rm CCA}$  and pin Bx is support by  $V_{\rm CCB}$ . The A port is able to accept I/O voltages ranging from 1.65 V to 5.5 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. The high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A.

# 9.2 Functional Block Diagram




Figure 2. Logic Diagram (Positive Logic)

#### 9.3 Feature Description

# 9.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range

Both  $V_{CCA}$  and  $V_{CCB}$  can be supplied at any voltage between 1.65 V and 5.5 V making the device suitable for translating between any of the voltage nodes (1.8 V, 2.5 V, 3.3 V and 5 V).

# 9.3.2 I<sub>off</sub> Supports Partial-Power-Down Mode Operation

loff prevents backflow current by disabling I/O output circuits when device is in partial-power-down mode.

#### 9.4 Device Functional Modes

The SN74LVC8T245-EP is voltage level translator that can operate from 1.65 V to 5.5 V ( $V_{CCA}$ ) and 1.65 V to 5.5 V ( $V_{CCB}$ ). The signal translation between 1.65 V and 5.5 V requires direction control and output enable control. When  $\overline{OE}$  is low and  $\overline{OE}$  is high, data transmission is from A to B. When  $\overline{OE}$  is low and  $\overline{OE}$  is low, data transmission is from B to A. When  $\overline{OE}$  is high, both output ports will be high-impedance.

Table 1. Function Table<sup>(1)</sup>
(Each 8-Bit Section)

CONTRO	L INPUTS	OUTPUT C	CIRCUITS	OPERATION
ŌĒ	DIR	A PORT	B PORT	OPERATION
L	L	Enabled	Hi-Z	B data to A bus
L	Н	Hi-Z	Enabled	A data to B bus
Н	X	Hi-Z	Hi-Z	Isolation

(1) Input circuits of the data I/Os are always active.



# 10 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 10.1 Application Information

The SN74LVC8T245-EP device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The maximum output current can be up to 32 mA when device is powered by 5 V.

# 10.2 Typical Application




Figure 3. Typical Application Circuit



# **Typical Application (continued)**

#### 10.2.1 Design Requirements

For this design example, use the parameters listed in Table 2.

**Table 2. Design Parameters** 

PARAMETERS	VALUES				
Input voltage range	1.65 V to 5.5 V				
Output voltage	1.65 V to 5.5 V				

# 10.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
  - Use the supply voltage of the device that is driving the SN74LVC8T245-EP device to determine the input voltage range. For a valid logic high, the value must exceed the  $V_{IH}$  of the input port. For a valid logic low, the value must be less than the  $V_{IL}$  of the input port.
- Output voltage range
  - Use the supply voltage of the device that the SN74LVC8T245-EP device is driving to determine the output voltage range.

#### 10.2.3 Application Curve




Figure 4. Translation Up (1.8 V to 5 V) at 2.5 MHz



# 11 Power Supply Recommendations

The SN74LVC8T245-EP device uses two separate configurable power-supply rails, VCCA and VCCB. VCCA accepts any supply voltage from 1.65 V to 5.5 V and VCCB accepts any supply voltage from 1.65 V to 5.5 V. The A port and B port are designed to track VCCA and VCCB respectively allowing for low-voltage bidirectional translation between any of the 1.8-V, 2.5 -V, 3.3-V and 5-V voltage nodes.

Product Folder Links: SN74LVC8T245-EP



# 12 Layout

# 12.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.

- · Bypass capacitors should be used on power supplies.
- · Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors helps adjust rise and fall times of signals depending on the system requirements.

# 12.2 Layout Example






Figure 5. SN74LVC8T245-EP Layout

Submit Documentation Feedback



# 13 Device and Documentation Support

#### 13.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LVC8T245-EP





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CLVC8T245MRHLTEP	ACTIVE	VQFN	RHL	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	P8T245M	Samples
SN74LVC8T245MDWREP	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	LVC8T245M	Samples
SN74LVC8T245MPWREP	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	NH245MEP	Samples
V62/09615-01XE	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	NH245MEP	Samples
V62/09615-01YE	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	LVC8T245M	Samples
V62/09615-01ZE	ACTIVE	VQFN	RHL	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	P8T245M	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC8T245-EP:

Catalog: SN74LVC8T245

Automotive: SN74LVC8T245-Q1

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 10-Jan-2024

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVC8T245MRHLTEP	VQFN	RHL	24	250	180.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
SN74LVC8T245MDWREP	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74LVC8T245MPWREP	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

www.ti.com 10-Jan-2024



# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVC8T245MRHLTEP	VQFN	RHL	24	250	210.0	185.0	35.0
SN74LVC8T245MDWREP	SOIC	DW	24	2000	350.0	350.0	43.0
SN74LVC8T245MPWREP	TSSOP	PW	24	2000	367.0	367.0	38.0



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



PLASTIC QUAD FLATPACK- NO LEAD




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated