









TMP175, TMP75 SBOS288M - JANUARY 2004 - REVISED DECEMBER 2020

TMPx75 Temperature Sensor With I²C and SMBus Interface in Industry Standard LM75 **Form Factor and Pinout**


1 Features

- TMP175: 27 Addresses
- TMP75: 8 Addresses, NIST Traceable
- Digital Output: SMBus[™], Two-Wire, and I²C Interface Compatibility
- Resolution: 9 to 12 Bits, User-Selectable
- Accuracy:
 - ±1 °C (Typical) from -40 °C to +125 °C
 - ±2 °C (Maximum) from -40 °C to +125 °C
- Low Quiescent Current: 50-µA, 0.1-µA Standby
- Wide Supply Range: 2.7 V to 5.5 V
- Small 8-Pin MSOP and 8-Pin SOIC Packages

2 Applications

- Power-Supply Temperature Monitoring
- Computer Peripheral Thermal Protection
- **Notebook Computers**
- Cell Phones
- **Battery Management**
- Office Machines
- **Thermostat Controls**
- **Environmental Monitoring and HVAC**
- Electro Mechanical Device Temperature

TMP175 and TMP75 Internal Block Diagram



3 Description

The TMP75 and TMP175 devices are digital temperature sensors ideal for negative temperature coefficient (NTC) and positive temperature coefficient (PTC) thermistor replacement. The devices offer a typical accuracy of ±1 °C without requiring calibration or external component signal conditioning. Device temperature sensors are highly linear and do not require complex calculations or look-up tables to derive the temperature. The on-chip 12-bit analogto-digital converter (ADC) offers resolutions down to 0.0625 °C. The devices are available in the industrystandard LM75 SOIC-8 and MSOP-8 footprint.

The TMP175 and TMP75 feature SMBus, two-wire, and I²C interface compatibility. The TMP175 device allows up to 27 devices on one bus. The TMP75 allows up to eight on one bus. The TMP175 and TMP75 both feature an SMBus Alert function.

The TMP175 and TMP75 devices are ideal for extended temperature measurement in a variety of communication, computer, consumer, environmental, industrial, and instrumentation applications.

The TMP175 and TMP75 devices are specified for operation over a temperature range of -40 °C to +125 °C.

The TMP75 production units are 100% tested against sensors that are NIST traceable and are verified with equipment that are NIST traceable through ISO/IEC 17025 accredited calibrations.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TMPx75	SOIC (8)	4.90 mm × 3.91 mm
	VSSOP (8)	3.00 mm × 3.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.




Table of Contents

 Updated the numbering format for tables, figures, and cross-references throughout the document. Changed Absolute maximum Supply voltage of TMP75 from 7 V to 6.5 V	1 Features		
4 Revision History. 2 8.1 Application in formation 21 5 Pin Configuration and Functions 3 6 Specifications 4 9 Power Supply Recommendations 23 6 Specifications 4 10 Layout 23 6 1.4 Absolute Maximum Ratings 4 10 Layout 23 6 3.8 Recommended Operating Conditions 4 11 O Layout Example 23 6 3.8 Recommended Operating Conditions 4 6 4 Thermal Information 4 6 5 Electrical Characteristics 5 6 5 Electrical Characteristics 5 6 6 IPC Interface Timing 6 6 11.2 Support Recourses 24 6 7.1 Pylocal Characteristics 7 7 11.3 Trademarks 24 7 1.1 Overview 11.3 Trademarks 24 7 1.1 Overview 11.3 Frademarks 24 7 1.1 Overview 11.3 Glossary 24 7 1.2 Functional Block Diagram 24 7 1.3 Feature Description 8 1 1.3 Glossary 24 7 1.4 Revision History Changes from Revision L (December 2015) to Revision M (October 2020) Page Updated the numbering format for tables, figures, and cross-references throughout the document	2 Applications		
5 Pin Configuration and Functions. 3 8 2 Typical Application. 21 6 Specifications 4 9 Power Supply Recommendations 23 6.1 Absolute Maximum Ratings 4 10.1 Layout Guidelines. 23 6.3 Recommended Operating Conditions 4 10.2 Layout Guidelines. 23 6.3 Recommended Operating Conditions 4 10.2 Layout Guidelines. 23 6.4 Thermal Information 4 10.2 Layout Example. 23 6.5 Electrical Characteristics. 5 11.1 Receiving Notification of Documentation Updates. 24 6.6 Pic Interface Timing 6 11.2 Support Resources. 24 6.7 Typical Characteristics. 7 11.3 Trademarks. 24 7.2 Functional Block Diagram. 8 11.4 Electrostatic Discharge Caution. 24 7.2 Functional Block Diagram. 8 11.5 Glossary. 24 7.2 Functional Block Diagram. 8 11.5 Glossary. 24 7.2 Functional Block Diagram. 8 12 Mochanical, Packaging, and Orderable Information. 9 Information. 24 7.3 Feature Description. 9 Information. 24 7.3 Feature Description 9 Information. 24 7.3 Feature Description 9 Information. 9 Information. 24 7.4 Added applicable pins to Input voltage specification M (October 2020) Page Updated the numbering format for tables, figures, and cross-references throughout the document. 1 Changed Absolute maximum Supply voltage of TMP75 on SCL, SDA, AQ, and A1 pins from 7 V to 6.5 V. 4 Added applicable pins to Input voltage specification 7 SCL, SDA, AQ, and A1 pins from 7 V to 6.5 V. 4 Changed Absolute maximum of TMP75 A2 pin voltage from 7 V to (V+)+0.3 . 4 Removed ESD Machine Model specification from TMP75 . 4 Updated TMP75 D package Thermal Information. 4 Updated TMP75 D package Thermal Information. 4 Updated TMP75 D package Thermal Information Model register settings to Conversion time specification from 25 to 20 . 6 Changed minimum Data setup specification minimum from 74 to 30 . 6 Removed BYTE column from the Configuration Register table. 6 Changed TMP75 Imeout specification minimum from 25 to 20 . 6 Changed TMP75 Imeout specification minimum from 82 to 20 . 6 Changed TMP75 Imeout specification minimum from 74 to 30 . 6 Removed BYTE column from the Configuration			
6 Spoctifications 4 9 Power Supply Recommendations 23 6.1 Absolute Maximum Ratings 4 10 Layout			
6.1 Absolute Maximum Ratings. 4 10 Layout. 23 6.2 ESD Ratings. 4 10.1 Layout Guidelines. 23 6.3 Recommended Operating Conditions. 4 10.2 Layout Example. 23 6.4 Thermal Information. 24 6.5 Electrical Characteristics			
6.2 ESD Ratings 4 10.1 Layout Guidelines 23 6.3 Recommended Operating Conditions 4 10.2 Layout Example 23 6.4 Thermal Information 4 11 Device and Documentation Support. 24 6.5 Electrical Characteristics		4 9 Power Supply Recommendations	
6.3 Recommended Operating Conditions			
6.4 Fhermal Information		4 10.1 Layout Guidelines	23
6.6 Electrical Characteristics 5 11.1 Receiving Notification of Documentation Updates. 24 6.7 Typical Characteristics. 7 11.3 Trademarks. 24 6.7 Typical Characteristics. 7 11.3 Trademarks. 24 11.4 Electrostatic Discharge Caution. 24 17.1 Overview. 8 11.5 Giossary. 24 11.4 Electrostatic Discharge Caution. 24 17.1 Overview. 8 11.5 Giossary. 24 7.2 Functional Block Diagram. 8 11.5 Giossary. 24 7.2 Functional Block Diagram. 8 12 Mechanical, Packaging, and Orderable Information. 9 Information. 9 Information. 24 Mevision History Changes from Revision L (December 2015) to Revision M (October 2020) Page Updated the numbering format for tables, figures, and cross-references throughout the document. 1 Changed Absolute maximum Supply voltage of TMP75 from 7 V to 6.5 V. 4 Added applicable pins to Input voltage specification. 4 Added applicable pins to Input voltage specification. 4 Changed Absolute maximum Input Voltage of TMP75 on SCL, SDA, A0, and A1 pins from 7 V to 6.5 V. 4 Removed ESD Machine Model specification from TMP75. 4 Page 5 Page 6 Page 7 V to (V+)+0.3. 4 Page 7 Page 8 Page			
6.6 PC Interface Timing 6 11.2 Support Resources 24 6.7 Typical Characteristics 7 11.3 Trademarks 22 7 Detailed Description 8 11.4 Electrostatic Discharge Caution 24 7.1 Overview 8 11.5 Glossary 24 7.2 Functional Block Diagram 8 11.5 Glossary 24 7.2 Functional Block Diagram 8 11.5 Glossary 24 7.3 Feature Description 9 Information 24 4 Revision History Changes from Revision L (December 2015) to Revision M (October 2020) Page 24 4 Revision History Changes from Revision L (December 2015) to Revision M (October 2020) Page 3 Updated the numbering format for tables, figures, and cross-references throughout the document 15 Changed Absolute maximum Supply voltage of TMP75 from 7 V to 6.5 V 4 Added applicable pins to Input voltage specification 4 Changed Absolute maximum Input Voltage of TMP75 on SCL, SDA, A0, and A1 pins from 7 V to 6.5 V 4 Changed Absolute maximum Input Voltage of TMP75 on SCL, SDA, A0, and A1 pins from 7 V to 6.5 V 4 Changed Absolute maximum Input Voltage of TMP75 on SCL, SDA, A0, and A1 pins from 7 V to 6.5 V 4 Changed Absolute maximum of TMP75 A2 pin voltage from 7 V to (V+)+0.3 4 Changed Absolute maximum for MP75 A2 pin voltage from 7 V to (V+)+0.3 4 Changed TMP75 D package Thermal Information 4 Updated TMP75 D package Thermal Information 4 Updated TMP75 D package Thermal Information 4 Changed IMP75 on Dackage Thermal Information 6 Changed TMP75 Timeout specification time from 10 ns to 20 ns 6 Changed TMP75 Timeout specification minimum from 25 to 20 0 Changed TMP75 Timeout specification minimum from 74 to 30 6 Changed TMP75 Timeout specification maximum from 74 to 30 6 Changed TMP75 Timeout specification maximum from 74 to 30 6 Changed TMP75 Consocutive fault setting F[1-0] = 11 from 6 to 4 and F[1-0] = 10 from 4 to 3 18 Added behavior clarification when changing thermostat modes on TMP75 9 Changed TMP75 Consocutive fault setting F[1-0] = 11 from 6 to 4 and F[1-0] = 10 from 4 to 3 18 Added behavior clarification when changing thermostat modes on TMP75 9 Changed TMP75 Consocutive fault setti			
6.7 Typical Characteristics. 7 7 Detailed Description. 8 8 11.4 Electrostatic Discharge Caution. 24 7.1 Overview. 8 7.3 Feature Description. 9 8 11.5 Glossary. 24 7.3 Feature Description. 9 12 Mechanical, Packaging, and Orderable Information. 24 4 Revision History Changes from Revision L (December 2015) to Revision M (October 2020) Page Updated the numbering format for tables, figures, and cross-references throughout the document. 1 Changed Absolute maximum Supply voltage of TMP75 from 7 V to 6.5 V. 4 Added applicable pins to Input voltage specification. 4 Changed Absolute maximum Input Voltage of TMP75 on SCL, SDA, A0, and A1 pins from 7 V to 6.5 V. 4 Changed Absolute maximum of TMP75 A2 pin voltage from 7 V to (V+)+0.3. 4 Removed ESD Machine Model specification from TMP75 and Added register settings to Conversion time specification for clarity. 5 Changed TMP75 D package Thermal Information. 4 Added register settings to Conversion time specification for clarity. 5 Changed minimum Data setup specification minimum from 25 to 20. 6 Changed TMP75 Timeout specification maximum from 25 to 20. 6 Changed TMP75 Timeout specification maximum from 74 to 30. 6 Removed BYTE column from the Configuration Register table. 6 Changed TMP75 consecutive fault setting F[1:0] = 11 from 6 to 4 and F[1:0] = 10 from 4 to 3. 18 Added behavior clarification when changing thermostat modes on TMP75. 19 Changed TMP75 resonsecutive fault setting F[1:0] = 11 from 6 to 4 and F[1:0] = 10 from 4 to 3. 18 Added behavior clarification when changing thermostat modes on TMP75. 19 Changed TMP75 resonsecutive fault setting F[1:0] = 11 from 6 to 4 and F[1:0] = 10 from 4 to 3. 18 Added behavior clarification when changing thermostat modes on TMP75. 19 Changed TMP75 consecutive fault setting F[1:0] = 11 from 6 to 4 and F[1:0] = 10 from 4 to 3. 18 Added behavior clarification when changing thermostat modes on TMP75. 19 Changed TMP75 consecutive fault setting F[1:0] = 11 from 6 to 4 and F[1:0] = 10 from 4 to 3. 18 Added Po		· · · · · · · · · · · · · · · · · · ·	
7 Detailed Description			
7.1 Cenucional Block Diagram. 8 11.5 Glossary 24 7.2 Functional Block Diagram. 8 12 Mechanical, Packaging, and Orderable 1.7.3 Feature Description. 9 Information. 24 4 Revision History Changes from Revision L (December 2015) to Revision M (October 2020) Page Updated the numbering format for tables, figures, and cross-references throughout the document. 1 Changed Absolute maximum Supply voltage of TMP75 from 7 V to 6.5 V. 4 Added applicable pins to Input voltage specification. 4 Changed Absolute maximum input Voltage of TMP75 on SCL, SDA, A0, and A1 pins from 7 V to 6.5 V. 4 Changed Absolute maximum of TMP75 A2 pin voltage from 7 V to (V+)+0.3. 4 Removed ESD Machine Model specification from TMP75 . 4 Updated TMP175 D and DGK package Thermal Information. 4 Added register settings to Conversion time specification for clarity. 5 Changed minimum Data setup specification time from 10 ns to 20 ns. 6 Moved Timeout specification to 12C Interface Timing table. 6 Changed TMP75 Timeout specification maximum from 25 to 20. 6 Changed TMP75 Timeout specification maximum from 74 to 30. 6 Removed BYTE column from the Configuration Register table. 17 Changed TMP75 consecutive fault setting F[1:0] = 11 from 6 to 4 and F[1:0] = 10 from 4 to 3. 18 Added behavior clarification when changing thermostat modes on TMP75. 19 Updated recommened pull-up resistor size to standard 4.7 kΩ 21 Updated recommened pull-up resistor size to standard 4.7 kΩ 22 Removed Related Links section. 24 Added Receiving Notification of Documentation Updates section. 24 Changes from Revision K (April 2015) to Revision L (December 2015) Page Changed Second Features bullet: added NIST Traceable to TMP75 device 1 Added last paragraph to Description section. Device Functional Modes, Application and Implementation section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and			
7.2 Feature Description	-		
4 Revision History Changes from Revision L (December 2015) to Revision M (October 2020) Page Updated the numbering format for tables, figures, and cross-references throughout the document			
### Revision History Changes from Revision L (December 2015) to Revision M (October 2020) Page Updated the numbering format for tables, figures, and cross-references throughout the document. Changed Absolute maximum Supply voltage of TMP75 from 7 V to 6.5 V			
Changes from Revision L (December 2015) to Revision M (October 2020) Page Updated the numbering format for tables, figures, and cross-references throughout the document	7.3 reature Description	9 Information	24
Changes from Revision L (December 2015) to Revision M (October 2020) Page Updated the numbering format for tables, figures, and cross-references throughout the document	4 Revision History		
 Updated the numbering format for tables, figures, and cross-references throughout the document. Changed Absolute maximum Supply voltage of TMP75 from 7 V to 6.5 V. 4 Added applicable pins to Input voltage specification. 4 Changed Absolute maximum Input Voltage of TMP75 on SCL, SDA, A0, and A1 pins from 7 V to 6.5 V. 4 Changed Absolute maximum of TMP75 A2 pin voltage from 7 V to (V+)+0.3. 4 Removed ESD Machine Model specification from TMP75. 4 Updated TMP75 D and DGK package Thermal Information. 4 Updated TMP175 D package Thermal Information. 4 Added register settings to Conversion time specification for clarity. 5 Changed minimum Data setup specification time from 10 ns to 20 ns. 6 Moved Timeout specification to I2C Interface Timing table. 6 Changed TMP75 Timeout specification maximum from 25 to 20. 6 Changed TMP75 Timeout specification maximum from 74 to 30. 6 Removed BYTE column from the Configuration Register table. 17 Changed TMP75 consecutive fault setting F[1:0] = 11 from 6 to 4 and F[1:0] = 10 from 4 to 3. 18 Added behavior clarification when changing thermostat modes on TMP75. 19 Changed bypass capacitor recommendation from 0.1 μF to 0.01 μF. 21 Updated recommened pull-up resistor size to standard 4.7 kΩ 21 Removed Related Links section. 24 Added Receiving Notification of Documentation Updates section. 24 Added Receiving Notification of Documentation Updates section. 24 Changes from Revision K (April 2015) to Revision L (December 2015) Page Changes from Revision J (December 2007) to Revision K (April 2015) Page Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and 	•	15) to Revision M (October 2020)	Page
 Changed Absolute maximum Supply voltage of TMP75 from 7 V to 6.5 V. Added applicable pins to Input voltage specification. Changed Absolute maximum Input Voltage of TMP75 on SCL, SDA, A0, and A1 pins from 7 V to 6.5 V. Changed Absolute maximum of TMP75 A2 pin voltage from 7 V to (V+)+0.3. Removed ESD Machine Model specification from TMP75. Updated TMP75 D and DGK package Thermal Information. Added register settings to Conversion time specification for clarity. Changed minimum Data setup specification time from 10 ns to 20 ns. Changed minimum Data setup specification time from 10 ns to 20 ns. Changed TMP75 Timeout specification minimum from 25 to 20. Changed TMP75 Timeout specification maximum from 74 to 30. Removed BYTE column from the Configuration Register table. Changed TMP75 consecutive fault setting F[1:0] = 11 from 6 to 4 and F[1:0] = 10 from 4 to 3. Added behavior clarification when changing thermostat modes on TMP75. Updated recommened pull-up resistor size to standard 4.7 kΩ Removed Related Links section. Added Receiving Notification of Documentation Updates section. Changes from Revision K (April 2015) to Revision L (December 2015) Page Changes From Revision J (December 2007) to Revision K (April 2015) Page Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and 			
 Added applicable pins to Input voltage specification. Changed Absolute maximum Input Voltage of TMP75 on SCL, SDA, A0, and A1 pins from 7 V to 6.5 V			
 Changed Absolute maximum Input Voltage of TMP75 on SCL, SDA, A0, and A1 pins from 7 V to 6.5 V			
 Changed Absolute maximum of TMP75 Ā2 pin voltage from 7 V to (V+)+0.3			
 Removed ESD Machine Model specification from TMP75			
 Updated TMP75 D and DGK package Thermal Information			
 Updated TMP175 D package Thermal Information			
 Added register settings to Conversion time specification for clarity			
 Changed minimum Data setup specification time from 10 ns to 20 ns. Moved Timeout specification to I2C Interface Timing table. Changed TMP75 Timeout specification minimum from 25 to 20. Changed TMP75 Timeout specification maximum from 74 to 30. Removed BYTE column from the Configuration Register table. 17 Changed TMP75 consecutive fault setting F[1:0] = 11 from 6 to 4 and F[1:0] = 10 from 4 to 3. Added behavior clarification when changing thermostat modes on TMP75. Changed bypass capacitor recommendation from 0.1 μF to 0.01 μF Updated recommened pull-up resistor size to standard 4.7 kΩ Removed Related Links section. Added Receiving Notification of Documentation Updates section. Changes from Revision K (April 2015) to Revision L (December 2015) Page Changed second Features bullet: added NIST Traceable to TMP75 device Added last paragraph to Description section Deleted Simplified Schematic figure from page 1 Changed Figure 7-1 Changes from Revision J (December 2007) to Revision K (April 2015) Page Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and 			
 Moved Timeout specification to I2C Interface Timing table	 Added register settings to Conversion ti 	me specification for clarity	5
 Changed TMP75 Timeout specification minimum from 25 to 20	 Changed minimum Data setup specifica 	tion time from 10 ns to 20 ns	6
 Changed TMP75 Timeout specification maximum from 74 to 30	· Moved Timeout specification to I2C Inte	rface Timing table	6
 Changed TMP75 Timeout specification maximum from 74 to 30	 Changed TMP75 Timeout specification 	minimum from 25 to 20	6
 Removed BYTE column from the Configuration Register table			
 Changed TMP75 consecutive fault setting F[1:0] = 11 from 6 to 4 and F[1:0] = 10 from 4 to 3. Added behavior clarification when changing thermostat modes on TMP75. Changed bypass capacitor recommendation from 0.1 μF to 0.01 μF. Updated recommened pull-up resistor size to standard 4.7 kΩ Removed Related Links section. Added Receiving Notification of Documentation Updates section. Changes from Revision K (April 2015) to Revision L (December 2015) Page Changed second Features bullet: added NIST Traceable to TMP75 device. Added last paragraph to Description section. Deleted Simplified Schematic figure from page 1 Changed Figure 7-1 Changes from Revision J (December 2007) to Revision K (April 2015) Page Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and 			
 Added behavior clarification when changing thermostat modes on TMP75			
 Changed bypass capacitor recommendation from 0.1 μF to 0.01 μF			
 Updated recommened pull-up resistor size to standard 4.7 kΩ Removed Related Links section			
 Removed Related Links section			
 Added Receiving Notification of Documentation Updates section	·		
Changes from Revision K (April 2015) to Revision L (December 2015) Changed second Features bullet: added NIST Traceable to TMP75 device			
 Changed second Features bullet: added NIST Traceable to TMP75 device	Added Receiving Notification of Docum	entation Updates section	24
 Added last paragraph to Description section	Changes from Revision K (April 2015) to	Revision L (December 2015)	Page
 Added last paragraph to Description section	Changed second Features bullet: added	I NIST Traceable to TMP75 device	1
 Deleted Simplified Schematic figure from page 1 Changed Figure 7-1 Changes from Revision J (December 2007) to Revision K (April 2015) Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and 			
 Changes from Revision J (December 2007) to Revision K (April 2015) Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and 			
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and	,	. •	
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and	Changes from Revision J (December 20	 07) to Revision K (April 2015)	Pane
Implementation section, Power Supply Recommendations section, Layout section, Device and		, , , , , , , , , , , , , , , , , , , ,	



5 Pin Configuration and Functions



NOTE: Pin 1 is determined by orienting the package marking as indicated in the diagram.

Figure 5-1. DGK and D Packages 8-Pin VSSOP and SOIC Top View

Table 5-1. Pin Functions

PIN I/O DESCRIPTI		1/0	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	SDA	I/O	Serial data. Open-drain output; requires a pullup resistor.
2	SCL	I	Serial clock. Open-drain output; requires a pullup resistor.
3	ALERT	0	Overtemperature alert. Open-drain output; requires a pullup resistor.
4	GND	_	Ground
5	A2		
6	A1	I	Address select. Connect to GND, V+ or (for the TMP175 device only) leave these pins floating.
7	A0		
8	V+	I	Supply voltage, 2.7 V to 5.5 V

6 Specifications

6.1 Absolute Maximum Ratings

Over free-air temperature range unless otherwise noted⁽¹⁾

	5	MIN	MAX	UNIT
Power Supply, V+	TMP175		7	V
	TMP75		6.5	V
	TMP175, SCL, SDA, A2, A1, A0	-0.5	7	V
Input voltage	TMP75 SCL, SDA, A1, A0	-0.3	6.5	V
	TMP75 A2 pin	-0.3	(V+) +0.3	V
Input current	TMP175		10	mA
Operating Temperature		-55	127	°C
Operating junction temperature, T _J			150	°C
Storage temperature, T	stg	-60	130	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

	•			
			VALUE	UNIT
V _(ESD)		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	
	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V
	Electrostatic discharge (TMP175)	Machine model (MM)	±300	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
V+	Supply voltage	2.7	5.5	V
T _A	Operating ambient temperature	-40	125	°C

6.4 Thermal Information

		TMP75	TMP75	TMP175	TMP175	
	THERMAL METRIC ⁽¹⁾	DGK(VSSOP)	D(SOIC)	DGK(VSSOP)	D(SOIC)	UNIT
		8-pins	8-pins	8-pins	8-pins	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	202.5	130.4	185	130.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	82	76.9	76.1	70.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	124.4	72.3	106.4	73.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	17.9	32	14.1	21.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	122.6	71.9	104.8	73.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	_	_	_	°C/W
M _T	Thermal Mass	16.6	64.2		_	mJ/°C

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TMP175 TMP75



6.5 Electrical Characteristics

at T_A = -40 °C to +125 °C and V+ = 2.7 V to 5.5 V (unless otherwise noted); typical specification are at T_A = 25 °C and V+=3.3 V

	DADAMETED	TEGT CONDITIONS	TMP175			TMP75			TUALL	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
TEMPE	RATURE INPUT									
	Range		-40		125	-40		125	°C	
T _{ERR}	Temperature accuracy	–25 °C to +85 °C		±0.5	±1.5		±0.5	±2	°C	
T _{ERR}	Temperature accuracy	–40 °C to +125 °C		±1	±2		±1	±3		
PSR	Temperature accuracy (temperature error vs supply)			±200	±500		±200	±500	m °C/V	
T _{RES}	Temperature resolution	Selectable		0.0625			0.0625		°C	
DIGITAI	L INPUT/OUTPUT								•	
C _{IN}	Input capacitance			3			3		pF	
V _{IH}	Input logic high level	SDA, SCL, A0, A1, A2	0.7(V+)		6	0.7(V+)		6	V	
V_{IL}	Input logic low level	SDA, SCL, A0, A1, A2	-0.5		0.3(V+)	-0.5		0.3(V+)	V	
I _{IN}	Input leakage current	SDA, SCL, A0, A1, A2			1		-	1	μA	
HYST	Hysteresis	SDA, SCL		500			500		mV	
V _{OL}	Low-level output logic SDA	I _{OL} = 3 mA	0	0.15	0.4	0	0.15	0.4	V	
V _{OL}	Low-level output logic ALERT	I _{OL} = 4 mA	0	0.15	0.4	0	0.15	0.4	V	
	Resolution	Selectable	9		12	9		12	Bits	
		R1 = 0, R0 = 0; 9-bit		27.5	37.5		27.5	37.5		
	Campanaian tima	R1 = 0, R0 = 1; 10-bit		55	75		55	75	⊣ ms l	
	Conversion time	R1 = 1, R0 = 0 11-bit		110	150		110	150		
		R1 = 1, R0 = 1; 12-bit		220	300		220	300		
POWER	SUPPLY									
	Operating Range		2.7		5.5	2.7		5.5	V	
		Serial bus inactive		50	85		50	85		
I _{DD_AVG}	Average current consumption	Serial bus active, SCL frequency = 400 kHz		100			100		μA	
	consumption	Serial bus active, SCL frequency = 3.4 MHz		410			410		- '	
		Serial bus inactive		0.1	3		0.1	3		
I _{DD_SD}	Shutdown current	Serial bus active, SCL frequency = 400 kHz		60			60		μΑ	
		Serial bus active, SCL frequency = 3.4 MHz		380			380			



6.6 I²C Interface Timing

see the Timing Diagrams and Two-Wire Timing Diagrams sections for additional information (unless otherwise noted)(1)


		FAST M	FAST MODE		EED E	UNIT	
		MIN	MAX	MIN	MAX		
f _(SCL)	SCL operating frequency	1	400	1	2380	kHz	
t _(BUF)	Bus-free time between STOP and START conditions	1.3		0.16		μs	
t _(SUSTA)	Repeated START condition setup time	0.6		0.16		μs	
t _(HDSTA)	Hold time after repeated START condition. After this period, the first clock is generated.	0.6		0.16		μs	
t _(SUSTO)	STOP condition setup time	0.6		0.16		μs	
t _(HDDAT)	Data hold time	4	900	4	120	ns	
t _(SUDAT)	Data setup time	100		20		ns	
t _(LOW)	SCL clock low period	1.3		0.28		μs	
t _(HIGH)	SCL clock high period	0.6		0.06		μs	
t _{RC}	Clock rise time		300		40	ns	
t _{RC}	Clock rise time for SCLK ≤ 100 kHz		1000			ns	
t _F	Clock fall time		300		40	ns	
t _{timeout}	Timeout (SCL = GND or SDA = GND) TMP175	25	74	25	74	mo	
t _{timeout}	Timeout (SCL = GND or SDA = GND) TMP75	20	30	20	30	ms	

⁽¹⁾ Compatible with standard mode timings



6.7 Typical Characteristics

at T_A = 25 °C and V+ = 5 V (unless otherwise noted)




7 Detailed Description

7.1 Overview

The TMP175 and TMP75 devices are digital temperature sensors that are optimal for thermal management and thermal protection applications. The TMP175 and TMP75 are two-wire, SMBus, and I^2C interface-compatible. The devices are specified over a temperature range of $-40~^{\circ}C$ to $+125~^{\circ}C$. The *Functional Block Diagram* section shows an internal block diagram of TMP175 and TMP75 devices.

The temperature sensor in the TMP175 and TMP75 devices is the device itself. Thermal paths run through the package leads as well as the plastic package. The package leads provide the primary thermal path because of the lower thermal resistance of the metal.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Digital Temperature Output

The digital output from each temperature measurement conversion is stored in the read-only Temperature register. The Temperature register of the TMP175 or TMP75 is a 12-bit read-only register that stores the output of the most recent conversion. Two bytes must be read to obtain data, and are listed in Table 7-6 and Table 7-7. The first 12 bits are used to indicate temperature with all remaining bits equal to zero. Data format for temperature is listed in Table 7-1. Negative numbers are represented in binary twos complement format. Following power-up or reset, the Temperature register reads 0 °C until the first conversion is complete.

The user can obtain 9, 10, 11, or 12 bits of resolution by addressing the Configuration register and setting the resolution bits accordingly. For 9-, 10-, or 11-bit resolution, the most significant bits (MSBs) in the Temperature register are used with the unused least significant bits (LSBs) set to zero.

Table 7-1. Temperature Data Format							
TEMPERATURE	DIGITAL	OUTPUT					
(°C)	BINARY	HEX					
128	0111 1111 1111	7FF					
127.9375	0111 1111 1111	7FF					
100	0110 0100 0000	640					
80	0101 0000 0000	500					
75	0100 1011 0000	4B0					
50	0011 0010 0000	320					
25	0001 1001 0000	190					
0.25	0000 0000 0100	004					
0	0000 0000 0000	000					
-0.25	1111 1111 1100	FFC					
-25	1110 0111 0000	E70					
-55	1100 1001 0000	C90					

Table 7-1. Temperature Data Format

7.3.2 Serial Interface

The TMP175 and TMP75 operate only as slave devices on the SMBus, two-wire, and I^2C interface-compatible bus. Connections to the bus are made through the open-drain I/O lines SDA and SCL. The SDA and SCL pins feature integrated spike suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. The TMP175 and TMP75 support the transmission protocol for fast (up to 400 kHz) and high-speed (up to 2 MHz) modes. All data bytes are transmitted MSB first.

7.3.2.1 Bus Overview

The device that initiates the transfer is called a *master*, and the devices controlled by the master are *slaves*. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions.

To address a specific device, a START condition is initiated, indicated by pulling the data line (SDA) from a high to low logic level when SCL is high. All slaves on the bus shift in the slave address byte, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an Acknowledge and pulling SDA low.

Data transfer is then initiated and sent over eight clock pulses followed by an Acknowledge bit. During data transfer SDA must remain stable when SCL is high because any change in SDA when SCL is high is interpreted as a control signal.

When all data are transferred, the master generates a STOP condition indicated by pulling SDA from low to high when SCL is high.

7.3.2.2 Serial Bus Address

To communicate with the TMP175 and TMP75, the master must first address slave devices through a slave address byte. The slave address byte consists of seven address bits, and a direction bit indicating the intent of executing a read or write operation.

The TMP175 features three address pins to allow up to 27 devices to be addressed on a single bus interface. Table 7-2 describes the pin logic levels used to properly connect up to 27 devices. A 1 indicates the pin is connected to the supply (VCC); a 0 indicates the pin is connected to GND; float indicates the pin is left unconnected. The state of pins A0, A1, and A2 is sampled on every bus communication and must be set prior to any activity on the interface.

The TMP75 features three address pins allowing up to eight devices to be connected per bus. Pin logic levels are described in Table 7-3. The address pins of the TMP175 and TMP75 are read after reset, at start of communication, or in response to a two-wire address acquire request. After the state of the pins are read, the address is latched to minimize power dissipation associated with detection.

Table 7-2. Address Pins and Slave Addresses for the TMP175

A2 0	A1	A0	SLAVE ADDRESS
0	0		02.112,123.1200
	0	0	1001000
0	0	1	1001001
0	1	0	1001010
0	1	1	1001011
1	0	0	1001100
1	0	1	1001101
1	1	0	1001110
1	1	1	1001111
Float	0	0	1110000
Float	0	Float	1110001
Float	0	1	1110010
Float	1	0	1110011
Float	1	Float	1110100
Float	1	1	1110101
Float	Float	0	1110110
Float	Float	1	1110111
0	Float	0	0101000
0	Float	1	0101001
1	Float	0	0101010
1	Float	1	0101011
0	0	Float	0101100
0	1	Float	0101101
1	0	Float	0101110
1	1	Float	0101111
0	Float	Float	0110101
1	Float	Float	0110110
Float	Float	Float	0110111

Product Folder Links: TMP175 TMP75

INSTRUMENTS	
www.ti.com	

Table 7-3	Address	Pine and	Slave A	2a22arhh ∆	for the TMP75	:
Iable 1-J.	Auuless	i iliə allu	JIAVE /	-uui caaca	IOI LIIG IIVII / S	,

A2	A1	Α0	SLAVE ADDRESS
0	0	0	1001000
0	0	1	1001001
0	1	0	1001010
0	1	1	1001011
1	0	0	1001100
1	0	1	1001101
1	1	0	1001110
1	1	1	1001111

7.3.2.3 Writing and Reading to the TMP175 and TMP75

Accessing a particular register on the TMP175 and TMP75 devices is accomplished by writing the appropriate value to the Pointer register. The value for the Pointer register is the first byte transferred after the slave address byte with the R/W bit low. Every write operation to the TMP175 and TMP75 requires a value for the Pointer register (see Figure 7-2).

When reading from the TMP175 and TMP75 devices, the last value stored in the Pointer register by a write operation is used to determine which register is read by a read operation. To change the register pointer for a read operation, a new value must be written to the Pointer register. This action is accomplished by issuing a slave address byte with the R/ \overline{W} bit low, followed by the Pointer register byte. No additional data are required. The master can then generate a START condition and send the slave address byte with the R/ W bit high to initiate the read command. See Figure 7-4 for details of this sequence. If repeated reads from the same register are desired, the Pointer register bytes do not have to be continually sent because the TMP175 and TMP75 remember the Pointer register value until the value is changed by the next write operation.

Register bytes are sent MSB first, followed by the LSB.

7.3.2.4 Slave Mode Operations

The TMP175 and TMP75 can operate as a slave receiver or slave transmitter.

7.3.2.4.1 Slave Receiver Mode

The first byte transmitted by the master is the slave address, with the R/ \overline{W} bit low. The TMP175 or TMP75 then acknowledges reception of a valid address. The next byte transmitted by the master is the Pointer register. The TMP175 or TMP75 then acknowledges reception of the Pointer register byte. The next byte or bytes are written to the register addressed by the Pointer register. The TMP175 and TMP75 acknowledge reception of each data byte. The master can terminate data transfer by generating a START or STOP condition.

7.3.2.4.2 Slave Transmitter Mode

The first byte is transmitted by the master and is the slave address, with the R/ \overline{W} bit high. The slave acknowledges reception of a valid slave address. The next byte is transmitted by the slave and is the most significant byte of the register indicated by the Pointer register. The master acknowledges reception of the data byte. The next byte transmitted by the slave is the least significant byte. The master acknowledges reception of the data byte. The master can terminate data transfer by generating a Not-Acknowledge on reception of any data byte, or generating a START or STOP condition.

7.3.2.5 SMBus Alert Function

The TMP175 and TMP75 support the SMBus Alert function. When the TMP75 and TMP175 are operating in interrupt mode (TM = 1), the ALERT pin of the TMP75 or TMP175 can be connected as an SMBus Alert signal. When a master senses that an ALERT condition is present on the ALERT line, the master sends an SMBus Alert command (00011001) on the bus. If the ALERT pin of the TMP75 or TMP175 is active, the devices acknowledge the SMBus Alert command and respond by returning its slave address on the SDA line. The eighth bit (LSB) of the slave address byte indicates if the temperature exceeding T_{HIGH} or falling below T_{LOW} caused the ALERT

condition. This bit is high if the temperature is greater than or equal to T_{HIGH} . This bit is low if the temperature is less than T_{LOW} . See Figure 7-5 for details of this sequence.

If multiple devices on the bus respond to the SMBus Alert command, arbitration during the slave address portion of the SMBus Alert command determine which device clears its ALERT status. If the TMP75 or TMP175 wins the arbitration, its ALERT pin becomes inactive at the completion of the SMBus Alert command. If the TMP75 or TMP175 loses the arbitration, its ALERT pin remains active.

7.3.2.6 General Call

The TMP175 and TMP75 respond to a two-wire general call address (0000000) if the eighth bit is 0. The device acknowledges the general call address and responds to commands in the second byte. If the second byte is 00000100, the TMP175 and TMP75 latch the status of their address pins, but do not reset. If the second byte is 00000110, the TMP175 and TMP75 latch the status of their address pins and reset their internal registers to their power-up values.

7.3.2.7 High-Speed Mode

In order for the two-wire bus to operate at frequencies above 400 kHz, the master device must issue an Hs-mode master code (00001XXX) as the first byte after a START condition to switch the bus to high-speed operation. The TMP175 and TMP75 devices do not acknowledge this byte, but do switch their input filters on SDA and SCL and their output filters on SDA to operate in Hs-mode, allowing transfers at up to 2 MHz. After the Hs-mode master code is issued, the master transmits a two-wire slave address to initiate a data transfer operation. The bus continues to operate in Hs-mode until a STOP condition occurs on the bus. Upon receiving the STOP condition, the TMP175 and TMP75 switch the input and output filter back to fast-mode operation.

7.3.2.8 Time-out Function

The TMP175 resets the serial interface if either SCL or SDA is held low for 54 ms (typical) between a START and STOP condition. The TMP175 releases the bus if it is pulled low and waits for a START condition. To avoid activating the time-out function, a communication speed of at least 1 kHz must be maintained for the SCL operating frequency.

7.3.3 Timing Diagrams

The TMP175 and TMP75 devices are two-wire, SMBus, and I^2C interface-compatible. Figure 7-1 to Figure 7-5 describe the various operations on the TMP175. The following list provides bus definitions. Parameters for Figure 7-1 are defined in the I^2C Interface Timing.

Bus Idle: Both SDA and SCL lines remain high.

Start Data Transfer: A change in the state of the SDA line, from high to low when the SCL line is high defines a START condition. Each data transfer is initiated with a START condition.

Stop Data Transfer: A change in the state of the SDA line from low to high when the SCL line is high defines a STOP condition. Each data transfer is terminated with a repeated START or STOP condition.

Data Transfer: The number of data bytes transferred between a START and a STOP condition is not limited and is determined by the master device. The receiver acknowledges the transfer of data.

Acknowledge: Each receiving device, when addressed, is obliged to generate an Acknowledge bit. A device that acknowledges must pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the Acknowledge clock pulse. Setup and hold times must be taken into account. On a master receive, the termination of the data transfer can be signaled by the master generating a Not-Acknowledge on the last byte that is transmitted by the slave.

7.3.4 Two-Wire Timing Diagrams




Figure 7-1. Two-Wire Timing Diagram




Figure 7-2. Two-Wire Timing Diagram for the TMP75 Write Word Format




Figure 7-3. Two-Wire Timing Diagram for the TMP175 Write Word Format






Figure 7-4. Two-Wire Timing Diagram for Read Word Format




Figure 7-5. Timing Diagram for SMBus ALERT

7.4 Device Functional Modes

7.4.1 Shutdown Mode (SD)

The shutdown mode of the TMP175 and TMP75 devices lets the user save maximum power by shutting down all device circuitry other than the serial interface, which reduces current consumption to typically less than 0.1 μ A. Shutdown mode is enabled when the SD bit is 1; the device shuts down when the current conversion is completed. When SD is equal to 0, the device maintains a continuous conversion state.

7.4.2 One-shot (OS)

The TMP175 and TMP75 feature a one-shot temperature measurement mode. When the device is in shutdown mode, writing 1 to the OS bit starts a single temperature conversion. The device returns to the shutdown state at the completion of the single conversion. This feature is useful to reduce power consumption in the TMP175 and TMP75 when continuous temperature monitoring is not required. When the configuration register is read, the OS always reads zero.

7.4.3 Thermostat Mode (TM)

The thermostat mode bit of the TMP175 and TMP75 indicates to the device whether to operate in comparator mode (TM = 0) or interrupt mode (TM = 1). For more information on comparator and interrupt modes, see the *High and Low Limit Registers* section.

7.4.4 Comparator Mode (TM = 0)

In comparator mode (TM = 0), the ALERT pin is activated when the temperature equals or exceeds the value in the $T_{(HIGH)}$ register and remains active until the temperature falls below the value in the $T_{(LOW)}$ register. For more information on the comparator mode, see the *High and Low Limit Registers* section.

7.4.5 Interrupt Mode (TM = 1)

In interrupt mode (TM = 1), the ALERT pin is activated when the temperature exceeds $T_{(HIGH)}$ or goes below $T_{(LOW)}$ registers. The ALERT pin is cleared when the host controller reads the temperature register. For more information on the interrupt mode, see the *High and Low Limit Registers* section.



7.5 Programming

7.5.1 Pointer Register

Figure 7-6 shows the internal register structure of the TMP175 and TMP75. The 8-bit Pointer register of the devices is used to address a given data register. The Pointer register uses the two LSBs to identify which of the data registers must respond to a read or write command. Table 7-4 identifies the bits of the Pointer register byte. Table 7-5 describes the pointer address of the registers available in the TMP175 and TMP75. Power-up reset value of P1/P0 is 00.




Figure 7-6. Internal Register Structure of the TMP175 and TMP75

7.5.1.1 Pointer Register Byte (pointer = N/A) [reset = 00h]

Table 7-4. Pointer Register Byte

	Table 1 4.1 Cilitar Regiotal Byta												
P7	P6	P5	P4	P3	P2	P1	P0						
0	0	0	0	0	0	Register Bits							

7.5.1.2 Pointer Addresses of the TMP175

Table 7-5. Pointer Addresses of the TMP175 and TMP75

P1	P0	TYPE	REGISTER
0	0	R only, default	Temperature register
0	1	R/W	Configuration register
1	0	R/W	T _{LOW} register
1	1	R/W	T _{HIGH} register

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

7.5.2 Temperature Register

The Temperature register of the TMP175 or TMP75 is a 12-bit, read-only register that stores the output of the most recent conversion. Two bytes must be read to obtain data, and are described in Table 7-6 and Table 7-7. Byte 1 is the most significant byte, followed by byte 2, the least significant byte. The first 12 bits are used to indicate temperature, with all remaining bits equal to zero. The least significant byte does not have to be read if that information is not needed. Following power-up or reset value, the Temperature register reads 0 °C until the first conversion is complete.

Table 7-6. Byte 1 of the Temperature Register

D7	D6	D5	D4	D3	D2	D1	D0	
T11	T10	Т9	Т8	T7	Т6	T5	T4	

Table 7-7. Byte 2 of the Temperature Register

D7	D6	D5	D4	D3	D2	D1	D0
Т3	T2	T1	T0	0	0	0	0

7.5.3 Configuration Register

The Configuration register is an 8-bit read/write register used to store bits that control the operational modes of the temperature sensor. Read and write operations are performed MSB first. The format of the Configuration register for the TMP175 and TMP75 is shown in Table 7-8, followed by a breakdown of the register bits. The power-up or reset value of the Configuration register are all bits equal to 0.

Table 7-8. Configuration Register Format

D7	D6	D5	D4	D3	D2	D1	D0
os	R1	R0	F1	F0	POL	TM	SD

7.5.3.1 Shutdown Mode (SD)

The shutdown mode of the TMP175 and TMP75 allows the user to save maximum power by shutting down all device circuitry other than the serial interface, which reduces current consumption to typically less than 0.1 μ A. Shutdown mode is enabled when the SD bit is 1; the device shuts down when the current conversion is completed. When SD is equal to 0, the device maintains a continuous conversion state.

7.5.3.2 Thermostat Mode (TM)

The thermostat mode bit of the TMP175 and TMP75 indicates to the device whether to operate in comparator mode (TM = 0) or interrupt mode (TM = 1). For more information on comparator and interrupt modes, see the *High and Low Limit Registers* section.

7.5.3.3 Polarity (POL)

The polarity bit of the TMP175 lets the user adjust the polarity of the ALERT pin output. If the POL bit is set to 0 (default), the ALERT pin becomes active low. When POL bit is set to 1, the ALERT pin becomes active high and the state of the ALERT pin is inverted. The operation of the ALERT pin in various modes is illustrated in Figure 7-7.




Figure 7-7. Output Transfer Function Diagrams

7.5.3.4 Fault Queue (F1/F0)

A fault condition is defined as when the measured temperature exceeds the user-defined limits set in the T_{HIGH} and T_{LOW} registers. Additionally, the number of fault conditions required to generate an alert may be programmed using the fault queue. The fault queue is provided to prevent a false alert as a result of environmental noise. The fault queue requires consecutive fault measurements in order to trigger the alert function. Table 7-9 defines the number of measured faults that can be programmed to trigger an alert condition in the device. For T_{HIGH} and T_{LOW} register format and byte order, see the *High and Low Limit Registers* section.

Table 7-9. Fault Settings of the TMP175 and TMP75

F1	F0	CONSECUTIVE FAULTS
0	0	1
0	1	2
1	0	4 (TMP175); 3 (TMP75)
1	1	6 (TMP175); 4 (TMP75)

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

7.5.3.5 Converter Resolution (R1/R0)

The converter resolution bits control the resolution of the internal ADC converter. This control allows the user to maximize efficiency by programming for higher resolution or faster conversion time. Table 7-10 identifies the resolution bits and the relationship between resolution and conversion time.

Table 7-10. Resolution of the TMP175 and TMP75

R1	R0	RESOLUTION	CONVERSION TIME (Typical)				
0	0	9 bits (0.5 °C)	27.5 ms				
0	1	10 bits (0.25 °C)	55 ms				
1	0	11 bits (0.125 °C)	110 ms				
1	1	12 bits (0.0625 °C)	220 ms				

7.5.3.6 One-Shot (OS)

The TMP175 and TMP75 feature a one-shot temperature measurement mode. When the device is in shutdown mode, writing a 1 to the OS bit starts a single temperature conversion. The device returns to the shutdown state at the completion of the single conversion. This feature is useful to reduce power consumption in the TMP175 and TMP75 when continuous temperature monitoring is not required. When the configuration register is read, the OS always reads zero.

7.5.4 High and Low Limit Registers

In comparator mode (TM = 0), the ALERT pin of the TMP175 and TMP75 becomes active when the temperature equals or exceeds the value in T_{HIGH} and generates a consecutive number of faults according to fault bits F1 and F0. The ALERT pin remains active until the temperature falls below the indicated T_{LOW} value for the same number of faults.

In interrupt mode (TM = 1), the ALERT pin becomes active when the temperature equals or exceeds T_{HIGH} for a consecutive number of fault conditions. The ALERT pin remains active until a read operation of any register occurs, or the device successfully responds to the SMBus Alert response address. The ALERT pin is also cleared if the device is placed in shutdown mode. When the ALERT pin is cleared, it only become active again by the temperature falling below T_{LOW} . When the temperature falls below T_{LOW} , the ALERT pin becomes active and remains active until cleared by a read operation of any register or a successful response to the SMBus Alert response address. When the ALERT pin is cleared, the above cycle repeats, with the ALERT pin becoming active when the temperature equals or exceeds T_{HIGH} . The ALERT pin can also be cleared by resetting the device with the general call reset command. This action also clears the state of the internal registers in the device by returning the device to comparator mode (TM = 0). Changing thermostat mode on the TMP75 will clear existing alert in either mode.

Both operational modes are represented in Figure 7-7. Table 7-11, Table 7-12, Table 7-13, and Table 7-14 describe the format for the T_{HIGH} and T_{LOW} registers. The most significant byte is sent first, followed by the least significant byte. Power-up reset values for T_{HIGH} and T_{LOW} are:

 T_{HIGH} = 80 °C and T_{LOW} = 75 °C

The format of the data for T_{HIGH} and T_{LOW} is the same as for the Temperature register.

D7	D6	D5	D4	D3	D2	D1	D0
H11	H10	H9	Н8	H7	H6	H5	H4

Table 7-12. Byte 2 of the T_{HIGH} Register

D7	D6	D5	D4	D3	D2	D1	D0
H3	H2	H1	H0	0	0	0	0

Table 7-13. Byte 1 of the T_{LOW} Register

D7	D6	D5	D4	D3	D2	D1	D0
L11	L10	L9	L8	L7	L6	L5	L4

Table 7-14. Byte 2 of the T_{LOW} Register

D7	D6	D5	D4	D3	D2	D1	D0	
L3	L2	L1	L0	0	0	0	0	

All 12 bits for the Temperature, T_{HIGH} , and T_{LOW} registers are used in the comparisons for the ALERT function for all converter resolutions. The three LSBs in T_{HIGH} and T_{LOW} can affect the ALERT output even if the converter is configured for 9-bit resolution.

Product Folder Links: TMP175 TMP75

Submit Document Feedback

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TMP175 and TMP75 devices are used to measure the PCB temperature of the location it is mounted. The TMP175 and TMP75 feature SMBus, two-wire, and I²C interface compatibility, with the TMP175 allowing up to 27 devices on one bus and the TMP75 allowing up to eight devices on one bus. The TMP175 and TMP75 both feature an SMBus Alert function. The TMP175 and TMP75 require no external components for operation except for pullup resistors on SCL, SDA, and ALERT, although a 0.01-μF bypass capacitor is recommended.

The sensing device of the TMP175 and TMP75 devices is the device itself. Thermal paths run through the package leads as well as the plastic package. The lower thermal resistance of metal causes the leads to provide the primary thermal path.

8.2 Typical Application




Figure 8-1. Typical Connections of the TMP175 and TMP75

8.2.1 Design Requirements

The TMP175 and TMP75 devices requires pullup resistors on the SCL, SDA, and ALERT pins. The recommended value for the pullup resistor is 4.7 k Ω . In some applications the pullup resistor can be lower or higher than 4.7 k Ω but must not exceed 3 mA of current on the SCL and SDA pins, and must not exceed 4 mA on the ALERT pin. A 0.01- μ F bypass capacitor is recommended, as shown in Figure 8-1. The SCL, SDA, and ALERT lines can be pulled up to a supply that is equal to or higher than V_S through the pullup resistors. For TMP175, to configure one of 27 different addresses on the bus, connect A0, A1, and A2 to either the GND or V+ pin, or float. Float indicates the pin is left unconnected. For the TMP75, to configure one of eight different addresses on the bus, connect A0, A1, and A2 to either the GND or V+ pin.

8.2.2 Detailed Design Procedure

Place the TMP175 and TMP75 devices in close proximity to the heat source that must be monitored, with a proper layout for good thermal coupling. This placement ensures that temperature changes are captured within the shortest possible time interval. To maintain accuracy in applications that require air or surface temperature measurement, take care to isolate the package and leads from ambient air temperature. A thermally-conductive adhesive is helpful in achieving accurate surface temperature measurement.

8.2.3 Application Curve

Figure 8-2 shows the step response of the TMP175 and TMP75 devices to a submersion in an oil bath of 100 °C from room temperature (27 °C). The time-constant, or the time for the output to reach 63% of the input step, is 1.5 s. The time-constant result depends on the printed-circuit-board (PCB) that the TMPx175 devices are mounted. For this test, the TMP175 and TMP75 devices were soldered to a two-layer PCB that measured 0.375 inch × 0.437 inch.




Figure 8-2. Temperature Step Response

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



9 Power Supply Recommendations

The TMP175 and TMP75 devices operate with a power supply in the range of 2.7 V to 5.5 V. A power-supply bypass capacitor is required for stability; place this capacitor as close as possible to the supply and ground pins of the device. A typical value for this supply bypass capacitor is 0.01 μ F. Applications with noisy or high-impedance power supplies can require additional decoupling capacitors to reject power-supply noise.

10 Layout

10.1 Layout Guidelines

Place the power-supply bypass capacitor as close as possible to the supply and ground pins. The recommended value of this bypass capacitor is 0.01 μ F. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies. Pull up the open-drain output pins SDA , SCL, and ALERT through 4.7-k Ω pullup resistors.

10.2 Layout Example




Figure 10-1. Layout Example



11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.3 Trademarks

SMBus[™] is a trademark of Intel Corporation.

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 27-Nov-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMP175AID	LIFEBUY	SOIC	D	8	75	RoHS & Green		Level-2-250C-1 YEAR	-40 to 125	TMP175	
TMP175AIDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	DABQ	Samples
TMP175AIDGKT	LIFEBUY	VSSOP	DGK	8	250	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	DABQ	
TMP175AIDGKTG4	LIFEBUY	VSSOP	DGK	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DABQ	
TMP175AIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TMP175	Samples
TMP75AID	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMP75	
TMP75AIDG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMP75	
TMP75AIDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU SN NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	T127	Samples
TMP75AIDGKRG4	LIFEBUY	VSSOP	DGK	8	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	T127	
TMP75AIDGKT	LIFEBUY	VSSOP	DGK	8	250	RoHS & Green	NIPDAU SN NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	T127	
TMP75AIDGKTG4	LIFEBUY	VSSOP	DGK	8	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	T127	
TMP75AIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMP75	Samples
TMP75AIDRG4	LIFEBUY	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMP75	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

PACKAGE OPTION ADDENDUM

www.ti.com 27-Nov-2023

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TMP175, TMP75:

Automotive: TMP175-Q1, TMP75-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Nov-2023

TAPE AND REEL INFORMATION

INSTRUMENTS



TAPE DIMENSIONS KO PI BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMP175AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TMP175AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TMP175AIDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TMP175AIDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TMP175AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TMP75AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TMP75AIDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TMP75AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 1-Nov-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMP175AIDGKR	VSSOP	DGK	8	2500	367.0	367.0	38.0
TMP175AIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
TMP175AIDGKT	VSSOP	DGK	8	250	213.0	191.0	35.0
TMP175AIDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
TMP175AIDR	SOIC	D	8	2500	356.0	356.0	35.0
TMP75AIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
TMP75AIDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
TMP75AIDR	SOIC	D	8	2500	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Nov-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TMP175AID	D	SOIC	8	75	506.6	8	3940	4.32
TMP75AID	D	SOIC	8	75	506.6	8	3940	4.32
TMP75AIDG4	D	SOIC	8	75	506.6	8	3940	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated