



SLOS476-JUNE 2006

# 2.75-W FIXED GAIN MONO FILTER-FREE CLASS-D AUDIO POWER AMPLIFIER

#### **FEATURES**

- Maximize Battery Life and Minimize Heat
  - 0.5-uA Shutdown Current
  - 3.0-mA Quiescent Current
  - High Efficiency Class-D
    - $\bullet$  88% at 400mW at 8 $\Omega$
    - $\bullet$  80% at 100mW at 8 $\Omega$
- Three Fixed Gain Versions
  - TPA2032D1 has a gain of 2 V/V (6dB)
  - TPA2033D1 has a gain of 3 V/V (9.5dB)
  - TPA2034D1 has a gain of 4 V/V (12dB)
- Only One External Component Required
  - Internal Matched Input Gain and Feedback Resistors for Excellent PSRR and CMRR
  - Optimized PWM Output Stage Eliminates
     LC Output Filter
  - PSRR (-75 dB) and Wide Supply Voltage (2.5 V to 5.5 V) Eliminates Need for a Dedicated Voltage Regulator
  - Fully Differential Design Reduces RF Rectification and Eliminates Bypass Capacitor
  - CMRR (-69 dB)Eliminates Two Input Coupling Capacitors
- Thermal and Short-Circuit Protection
- Pinout Very Similar to TPA2010D1

- Wafer Chip Scale Packaging (WCSP)
- NanoFree™ Lead-Free (Pb-Free: YZF)

### **APPLICATIONS**

Ideal for Wireless Handsets, PDAs, and other mobile devices


### **DESCRIPTION**


The TPA2032D1 (2V/V gain), TPA2033D1 (3V/V gain), and TPA2034D1 (4V/V gain) are 2.75-W high efficiency filter-free class-D audio power amplifiers, each in an approximately 1.5-mm  $\times$  1.5-mm wafer chip scale package (WCSP) that requires only one external component. The pinout is the same as the TPA2010D1 except that the external gain setting input resistors required by the TPA2010D1 are integrated into the fixed gain TPA203xD1 family.

Features like -75dB PSRR and improved RF-rectification immunity with a very small PCB footprint (WCSP amplifier plus single decoupling cap) make the TPA203xD1 family ideal for wireless handsets. A fast start-up time of 3.2 ms with minimal pop makes the TPA203xD1 family ideal for PDA applications.

In wireless handsets, the earpiece, speaker phone, and melody ringer can each be driven by a TPA203xD1. The TPA203xD1 family has a low  $27-\mu V$  noise floor, A-weighted.

#### **APPLICATION CIRCUIT**







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE	PART NUMBER	SYMBOL
–40°C to 85°C	Wafer chip scale packaging – Lead free (YZF)	TPA2032D1YZF (1)	BPX
–40°C to 85°C	Wafer chip scale packaging – Lead free (YZF)	TPA2033D1YZF (1)	BPY
–40°C to 85°C	Wafer chip scale packaging – Lead free (YZF)	TPA2034D1YZF (1)	BPZ

<sup>(1)</sup> The YZF package is only available taped and reeled. To order add the suffix *R* to the end of the part number for a reel of 3000, or add the suffix *T* to the end of the part number for a reel of 250 (e.g. TPA2032D1YZFR).

#### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted

			TPA2032D1, TPA2033D1, TPA2034D1
\/	Cupality valtage	In active mode	-0.3 V to 6 V
$V_{DD}$	Supply voltage	In SHUTDOWN mode	−0.3 V to 7 V
VI	Input voltage	-0.3 V to V <sub>DD</sub> + 0.3 V	
	Continuous total power dissipation		See Dissipation Rating Table
T <sub>A</sub>	Operating free-air temperature		-40°C to 85°C
T <sub>J</sub>	Operating junction temperature		-40°C to 125°C
T <sub>stg</sub>	Storage temperature		−65°C to 150°C
ESD	Electro-Static Discharge Tolerance - Human Body Model (	2KV	

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
$V_{DD}$	Supply voltage		2.5		5.5	V
$V_{IH}$	High-level input voltage	SHUTDOWN	1.3		$V_{DD}$	V
$V_{IL}$	Low-level input voltage	SHUTDOWN	0		0.35	V
$V_{IC}$	Common mode input voltage range	V <sub>DD</sub> = 2.5 V, 5.5 V	0.5		V <sub>DD</sub> -0.8	V
T <sub>A</sub>	Operating free-air temperature		-40		85	°C

### **PACKAGE DISSIPATION RATINGS**

PACKAGE	DERATING FACTOR (1 / θ <sub>JA</sub> )	T <sub>A</sub> ≤ 25°C POWER RATING	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
YZF	4.8 mW/°C <sup>(1)</sup>	480 mW	264 mW	192 mW
YZF	7.5 mW/°C <sup>(2)</sup>	750 mW	412 mW	300 mW

<sup>(1)</sup> Derating factor measured with JEDEC Low-K board; 1S0P - One signal layer and zero plane layers.

<sup>(2)</sup> The output pins Vo- and Vo+ are tolerant to 1.5KV HBM ESD

<sup>(2)</sup> Derating factor measured with JEDEC High K board; 1S2P - One signal layer and two plane layers. Please see JEDEC Standard 51-3 for Low-K board, JEDEC Standard 51-7 for High-K board, and JEDEC Standard 51-12 for using package thermal information.

Please see JEDEC document page for downloadable copies: http://www.jedec.org/download/default.cfm.



## **ELECTRICAL CHARACTERISTICS**

 $T_A = 25^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
			TPA2032D1		5	25		
V <sub>OS</sub>	Output offset voltage (measured differentially)	Inputs AC grounded, $V_{DD} = 2.5 \text{ V}$ to 5.5 V	TPA2033D1		5	25	mV	
	(eacarea ameremany)		TPA2034D1		5	25		
PSRR	Power supply rejection ratio	V <sub>DD</sub> = 2.5 V to 5.5 V			-75	-61	dB	
			V <sub>DD</sub> = 2.5 V		-69	-52		
CMRR	Common mode rejection ratio	$V_{IC} = 0.5 \text{ V to } (V_{DD} - 0.8 \text{ V})$	V <sub>DD</sub> = 3.6 V		- 69	-52	dB	
			V <sub>DD</sub> = 5.5 V		-69	-52		
I <sub>IH</sub>	High-level input current	V <sub>DD</sub> = 5.5 V, V <sub>I</sub> = 5.8 V				50	μΑ	
$ I_{1L} $	Low-level input current	$V_{DD} = 5.5 \text{ V}, V_{I} = -0.3 \text{ V}$				5	μΑ	
		V <sub>DD</sub> = 5.5 V, no load		4	5.7			
$I_{(Q)}$	Quiescent current	V <sub>DD</sub> = 3.6 V, no load		3		mA		
		V <sub>DD</sub> = 2.5 V, no load		2.2	3.7			
$I_{(SD)}$	Shutdown current	$V_{(SHUTDOWN)}$ = 0.35 V, $V_{DD}$ = 2.5 V to 5.5 V			0.5	0.8	μΑ	
		V <sub>DD</sub> = 2.5 V		550				
r <sub>DS(on)</sub>	Static drain-source on-state resistance	V <sub>DD</sub> = 3.6 V		420		$m\Omega$		
	. 55.544.1.55	V <sub>DD</sub> = 5.0 V		350				
	Output impedance in SHUTDOWN	V <sub>(SHUTDOWN)</sub> <= 0.35 V			2		kΩ	
f <sub>(sw)</sub>	Switching frequency	V <sub>DD</sub> = 2.5 V to 5.5 V		240	300	400	kHz	
			TPA2032D1	5.5	6	6.5		
Gain		V <sub>DD</sub> = 2.5 V to 5.5 V	TPA2033D1	9.0	9.5	10.0	) dB	
			TPA2034D1	11.5	12	12.5		
R <sub>PD</sub>	Resistance of internal pulldown resistor from shutdown pin to GND				300		kΩ	

## **OPERATING CHARACTERISTICS**

 $T_A = 25^{\circ}C$ ,  $R_L = 8 \Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN TYP	MAX	UNIT	
			V <sub>DD</sub> = 5 V	2.75		
		$R_L = 4 \Omega$ , THD + N = 10%, f = 1 kHz	V <sub>DD</sub> = 3.6 V	1.35		W
			V <sub>DD</sub> = 2.5 V	0.59		
			$V_{DD} = 5 V$	2.25		
		$R_L = 4 \Omega$ , THD + N = 1%, f = 1 kHz	V <sub>DD</sub> = 3.6 V	1.12		W
D	P <sub>O</sub> Output power		V <sub>DD</sub> = 2.5 V	0.48		
F <sub>0</sub>			V <sub>DD</sub> = 5 V	1.68		
		$R_L = 8 \Omega$ , THD + N = 10%, f = 1 kHz	$V_{DD} = 3.6 \text{ V}$	0.85		W
			V <sub>DD</sub> = 2.5 V	0.38		
			$V_{DD} = 5 V$	1.37		
		$R_L = 8 \Omega$ , THD + N = 1%, f = 1 kHz	V <sub>DD</sub> = 3.6 V	0.68		W
			V <sub>DD</sub> = 2.5 V	0.31		
		$V_{DD} = 5 \text{ V}, P_{O} = 1 \text{ W}, R_{L} = 8 \Omega, f = 1 \text{ k}$	кНz	0.18%		
THD+ N	Total harmonic distortion plus noise	$V_{DD} = 3.6 \text{ V}, P_{O} = 0.5 \text{ W}, R_{L} = 8 \Omega, f =$	= 1 kHz	0.11%		
		$V_{DD}$ = 2.5 V, $P_{O}$ = 200 mW, $R_{L}$ = 8 $\Omega$ ,	0.10%			
k <sub>SVR</sub>	Supply ripple rejection ratio	$V_{DD}$ = 3.6 V, Inputs AC grounded with $C_{I}$ = 1 $\mu F$	f = 217  Hz, $V_{(RIPPLE)} = 200 \text{ mV}_{pp}$	-73		dB
SNR	Signal-to-noise ratio	$V_{DD} = 5 \text{ V}, P_{O} = 1 \text{ W}, R_{L} = 8 \Omega, A \text{ weig}$	100		dB	



## **OPERATING CHARACTERISTICS (continued)**


 $T_A = 25^{\circ}C$ ,  $R_L = 8 \Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDITIO	MIN TYP	MAX	UNIT	
\/	Output voltage noine	V <sub>DD</sub> = 3.6 V, f = 20 Hz to 20 kHz,	No weighting	35		\/
V <sub>n</sub> Output voltage noise		Inputs AC grounded with $C_i = 1 \mu F$	A weighting	27		$\mu V_{RMS}$
CMRR	Common mode rejection ratio	$V_{DD} = 3.6 \text{ V}, V_{IC} = 1.0 \text{ V}_{pp}, V_{Cm} = 1.8 \text{ V}$	f = 217 Hz	-69		dB
		$A_V = 2 \text{ V/V}$	30.2			
R <sub>I</sub>	Input impedance	$A_V = 3 \text{ V/V}$	22.8		kΩ	
		$A_V = 4 \text{ V/V}$	18.5			
	Start-up time from shutdown	V <sub>DD</sub> = 3.6 V	3.2		ms	

## **Terminal Functions**

TERMIN	NAL		DECORPORTOR
NAME	YZF	1/0	DESCRIPTION
IN-	C1	I	Negative differential audio input
IN+	A1	I	Positive differential audio input
V <sub>O-</sub>	A3	0	Negative BTL audio output
V <sub>O+</sub>	C3	0	Positive BTL audio output
GND	A2	ı	Analog ground terminal. Must be connected to same potential as PGND using a direct connection to a single point ground.
PGND	В3		High-current Analog ground terminal. Must be connected to same potential as GND using a direct connection to a single point ground.
V <sub>DD</sub>	B1	I	Power supply terminal. Must be connected to same power supply as PV <sub>DD</sub> using a direct connection. Voltage must be within values listed in Recommended Operating Conditions table.
$PV_{DD}$	B2	ı	High-current Power supply terminal. Must be connected to same power supply as V <sub>DD</sub> using a direct connection. Voltage must be within values listed in Recommended Operating Conditions table.
SHUTDOWN	C2	1	Shutdown terminal. When terminal is low the device is put into Shutdown mode.

## **FUNCTIONAL BLOCK DIAGRAM**






## TYPICAL CHARACTERISTICS

#### **TABLE OF GRAPHS**


			FIGURE
	Efficiency	vs Output power	1, 2
$P_D$	Power dissipation	vs Output power	3, 4
	Supply current	vs Output power	5, 6
I <sub>DD</sub>	Supply current	vs Supply voltage	7
I <sub>(SD)</sub>	Shutdown current	vs Shutdown voltage	8
6	Output name	vs Load resistance	9, 10
P <sub>O</sub> Outp	Output power	vs Supply voltage	11
		vs Output power	12, 13
THD+N	Total harmonic distortion plus noise	vs Frequency	14, 15, 16, 17
		vs Common-mode input voltage	18
K <sub>SVR</sub>	Supply voltage rejection ratio	vs Frequency	19, 20, 21, 22, 23, 24, 25, 26, 27
	CSM navyar aumnhy raigation	vs Time	28
	GSM power supply rejection	vs Frequency	29
K <sub>SVR</sub>	Supply voltage rejection ratio	vs Common-mode input voltage	30, 31, 32
CMDD	Common mode rejection retio	vs Frequency	33
CMRR	Common-mode rejection ratio	vs Common-mode input voltage	34

## **TEST SET-UP FOR GRAPHS**



- (1)  $C_I$  was shorted for any common-mode input voltage measurement. All other measurements were taken with a 1- $\mu$ F  $C_I$  (unless otherwise noted).
- (2) A 33-µH inductor was placed in series with the load resistor to emulate a small speaker for efficiency measurements.
- (3) The 30-kHz low-pass filter is required, even if the analyzer has an internal low-pass filter. An RC low-pass filter (100 $\Omega$ , 47-nF) is used on each output for the data sheet graphs.










Figure 10.





Figure 11.


TOTAL HARMONIC DISTORTION + NOISE



TOTAL HARMONIC DISTORTION + NOISE

Figure 12.

TOTAL HARMONIC DISTORTION + NOISE






Figure 13.

**TOTAL HARMONIC DISTORTION +** 

NOISE




Figure 14.

**TOTAL HARMONIC DISTORTION +** 




Figure 15.

**TOTAL HARMONIC DISTORTION +** 

NOISE




Figure 16.




Figure 17.




Figure 18.








Figure 19.

#### SUPPLY RIPPLE REJECTION RATIO VS FREQUENCY - TPA2033D1




Figure 20.

SUPPLY RIPPLE REJECTION RATIO vs FREQUENCY - TPA2034D1




Figure 21.

# SUPPLY RIPPLE REJECTION RATIO vs FREQUENCY- TPA2032D1




Figure 22.

#### SUPPLY RIPPLE REJECTION RATIO VS FREQUENCY- TPA2033D1




Figure 23.

SUPPLY RIPPLE REJECTION RATIO vs FREQUENCY- TPA2034D1




Figure 24.

# SUPPLY RIPPLE REJECTION RATIO vs FREQUENCY - TPA2032D1




Figure 25.

#### SUPPLY RIPPLE REJECTION RATIO VS FREQUENCY - TPA2033D1




Figure 26.

#### SUPPLY RIPPLE REJECTION RATIO vs FREQUENCY - TPA2034D1




Figure 27.






Figure 28.




Figure 29.

#### SUPPLY RIPPLE REJECTION RATIO vs DC COMMON MODE VOLTAGE -TPA2032D1




Figure 30.

#### SUPPLY RIPPLE REJECTION RATIO vs DC COMMON MODE VOLTAGE -TPA2033D1




Figure 31.

SUPPLY RIPPLE REJECTION RATIO VS DC COMMON MODE VOLTAGE -TPA2034D1




Figure 32.

#### COMMON-MODE REJECTION RATIO vs FREQUENCY




Figure 33.

# COMMON-MODE REJECTION RATIO




Figure 34.



#### **APPLICATION INFORMATION**

#### **FULLY DIFFERENTIAL AMPLIFIER**

The TPA2032D1 is a fully differential amplifier with differential inputs and outputs. The fully differential amplifier consists of a differential amplifier and a common-mode amplifier. The differential amplifier ensures that the amplifier outputs a differential voltage on the output that is equal to the differential input times the gain. The common-mode feedback ensures that the common-mode voltage at the output is biased around  $V_{DD}/2$  regardless of the common-mode voltage at the input. The fully differential TPA2032D1 can still be used with a single-ended input; however, the TPA2032D1 should be used with differential inputs when in a noisy environment, like a wireless handset, to ensure maximum noise rejection.

### **Advantages of Fully Differential Amplifiers**

- Input-coupling capacitors not required:
  - The fully differential amplifier allows the inputs to be biased at voltage other than mid-supply. The inputs of the TPA2032D1 can be biased anywhere within the common mode input voltage range listed in the Recommended Operating Conditions table. If the inputs are biased outside of that range, input-coupling capacitors are required.
- Midsupply bypass capacitor, C<sub>(BYPASS)</sub>, not required:
  - The fully differential amplifier does not require a bypass capacitor. Any shift in the midsupply affects both
    positive and negative channels equally and cancels at the differential output.
- Better RF-immunity:
  - GSM handsets save power by turning on and shutting off the RF transmitter at a rate of 217 Hz. The transmitted signal is picked-up on input and output traces. The fully differential amplifier cancels the signal better than the typical audio amplifier.

#### COMPONENT SELECTION

Figure 35 shows the TPA2032D1 typical schematic with differential inputs, while Figure 36 shows the TPA2032D1 with differential inputs and input capacitors. Figure 37 shows the TPA2032D1 with a single-ended input.

#### **Decoupling Capacitor (Cs)**

The TPA2032D1 is a high-performance class-D audio amplifier that requires adequate power supply decoupling to ensure the efficiency is high and total harmonic distortion (THD) is low. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically  $1\mu F$ , placed as close as possible to the device  $V_{DD}$  lead works best. Placing this decoupling capacitor close to the TPA2032D1 is very important for the efficiency of the class-D amplifier, because any resistance or inductance in the trace between the device and the capacitor can cause a loss in efficiency. For filtering lower-frequency noise signals, a 10  $\mu F$  or greater capacitor placed near the audio power amplifier would also help, but it is not required in most applications because of the high PSRR of this device. Typically, the smaller the capacitor's case size, the lower the inductance and the closer it can be placed to the TPA2032D1.

### Input Capacitors (C<sub>I</sub>)

The TPA2032D1 does not require input coupling capacitors if the design uses a differential source that is biased within the common-mode input voltage range. That voltage range is listed in the Recommended Operating Conditions table. If the input signal is not biased within the recommended common-mode input range, such as in needing to use the input as a high pass filter, shown in Figure 36, or if using a single-ended source, shown in Figure 37, input coupling capacitors are required. The same value capacitors should be used on both IN+ and IN- for best pop performance.

$$f_{C} = \frac{1}{\left(2\pi R_{I}C_{I}\right)} \tag{1}$$

The value of the input capacitor is important to consider as it directly affects the bass (low frequency) performance of the circuit. Speaker response may also be taken into consideration when setting the corner frequency using input capacitors.





## **APPLICATION INFORMATION (continued)**

Equation 2 is reconfigured to solve for the input coupling capacitance.

$$C_{\parallel} = \frac{1}{\left(2\pi R_{\parallel} f_{c}\right)}$$
 (2)

If the corner frequency is within the audio band, the capacitors should have a tolerance of  $\pm 10\%$  or better, because any mismatch in capacitance causes an impedance mismatch at the corner frequency and below.

For a flat low-frequency response, use large input coupling capacitors (1 µF or larger).




Figure 35. Typical TPA2032D1 Application Schematic With Differential Input for a Wireless Phone




Figure 36. TPA2032D1 Application Schematic With Differential Input and Input Capacitors



## **APPLICATION INFORMATION (continued)**




Figure 37. TPA2032D1 Application Schematic With Single-Ended Input

### **BOARD LAYOUT**

In making the pad size for the WCSP balls, it is recommended that the layout use nonsolder mask defined (NSMD) land. With this method, the solder mask opening is made larger than the desired land area, and the opening size is defined by the copper pad width. Figure 38 and Table 1 show the appropriate diameters for a WCSP layout. The TPA2032D1 evaluation module (EVM) layout is shown in the next section as a layout example.




Figure 38. Land Pattern Dimensions



## **APPLICATION INFORMATION (continued)**

#### **Table 1. Land Pattern Dimensions**

SOLDER PAD DEFINITIONS	COPPER PAD	SOLDER MASK OPENING	COPPER THICKNESS	STENCIL OPENING	STENCIL THICKNESS
Nonsolder mask defined (NSMD)	275 μm (+0.0, –25 μm)	375 μm (+0.0, –25 μm)	1 oz max (32 μm)	275 μm x 275 μm Sq. (rounded corners)	125 μm thick

#### NOTES:

- 1. Circuit traces from NSMD defined PWB lands should be 75  $\mu$ m to 100  $\mu$ m wide in the exposed area inside the solder mask opening. Wider trace widths reduce device stand off and impact reliability.
- 2. Recommended solder paste is Type 3 or Type 4.
- 3. Best reliability results are achieved when the PWB laminate glass transition temperature is above the operating range of the intended application.
- 4. For a PWB using a Ni/Au surface finish, the gold thickness should be less  $0.5~\mu m$  to avoid a reduction in thermal fatigue performance.
- Solder mask thickness should be less than 20 μm on top of the copper circuit pattern.
- 6. Best solder stencil performance is achieved using laser-cut stencils with electro polishing. Use of chemically etched stencils results in inferior solder paste volume control.
- 7. Trace routing away from WCSP device should be balanced in X and Y directions to avoid unintentional component movement due to solder wetting forces.

### **Component Location**

Place all the external components very close to the TPA2032D1. Placing the decoupling capacitor,  $C_S$ , close to the TPA2032D1 is important for the efficiency of the class-D amplifier. Any resistance or inductance in the trace between the device and the capacitor can cause a loss in efficiency.

#### **Trace Width**

Recommended trace width at the solder balls is 75  $\mu m$  to 100  $\mu m$  to prevent solder wicking onto wider PCB traces. Figure 39 shows the layout of the TPA2032D1 evaluation module (EVM).

For high current pins ( $V_{DD}$ , GND  $V_{O+}$ , and  $V_{O-}$ ) of the TPA2032D1, use 100- $\mu$ m trace widths at the solder balls and at least 500- $\mu$ m PCB traces to ensure proper performance and output power for the device.

For input pins (IN–, IN+, and  $\overline{SHUTDOWN}$ ) of the TPA2032D1, use 75- $\mu$ m to 100- $\mu$ m trace widths at the solder balls. IN– and IN+ traces need to run side-by-side to maximize common-mode noise cancellation.






Figure 39. Close Up of TPA2032D1 Land Pattern From TPA2032D1 EVM

#### **EFFICIENCY AND THERMAL INFORMATION**

The maximum ambient temperature depends on the heat-sinking ability of the PCB system. The derating factor for the YZF package is shown in the dissipation rating table. Converting this to  $\theta_{JA}$ :

$$\theta_{\text{JA}} = \frac{1}{\text{Derating Factor}}$$
 (3)

Given  $\theta_{JA}$  (from the Package Dissipation ratings table), the maximum allowable junction temperature (from the Absolute Maximum ratings table), and the maximum internal dissipation (from Power Dissipation vs Output Power figures) the maximum ambient temperature can be calculated with the following equation. Note that the units on these figures are Watts RMS. Because of crest factor (ratio of peak power to RMS power) from 9–15 dB, thermal limitations are not usually encountered.

$$T_{A}Max = T_{J}Max - \theta_{JA}P_{Dmax}$$
 (4)

The TPA2032D1 is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent damage to the IC. Note that using speakers more resistive than 4- $\Omega$  dramatically increases the thermal performance by reducing the output current and increasing the efficiency of the amplifier.  $\theta_{JA}$  is a gross approximation of the complex thermal transfer mechanisms between the device and its ambient environment. If the  $\theta_{JA}$  calculation reveals a potential problem, a more accurate estimate should be made. Please contact TI for further information.



#### WHEN TO USE AN OUTPUT FILTER

Design the TPA2032D1 without an output filter if the traces from the amplifier to the speaker are short. Wireless handsets and PDAs are great applications for this class-D amplifier to be used without an output filter.

The TPA2032D1 passed FCC- and CE-radiated emissions testing with no shielding with speaker trace wires 100 mm long or less. For longer speaker trace wires, a ferrite bead can often be used in the design if failing radiated emissions testing without an LC filter; and, the frequency-sensitive circuit is greater than 1 MHz. If choosing a ferrite bead, choose one with high impedance at high frequencies, but very low impedance at low frequencies. The selection must also take into account the currents flowing through the ferrite bead. Ferrites can begin to loose effectiveness at much lower than rated current values. Please see the EVM User's Guide for components used successfully by TI.

Figure 40 shows a typical ferrite-bead output filter.




Figure 40. Typical Ferrite Chip Bead Filter

www.ti.com 22-Sep-2021

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPA2032D1YZFR	ACTIVE	DSBGA	YZF	9	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BPKS	Samples
TPA2032D1YZFT	ACTIVE	DSBGA	YZF	9	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BPKS	Samples
TPA2033D1YZFR	ACTIVE	DSBGA	YZF	9	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BPY	Samples
TPA2034D1YZFR	ACTIVE	DSBGA	YZF	9	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BPZ	Samples
TPA2034D1YZFT	ACTIVE	DSBGA	YZF	9	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BPZ	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 22-Sep-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Dec-2022

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA2032D1YZFR	DSBGA	YZF	9	3000	180.0	8.4	1.65	1.65	0.81	4.0	8.0	Q1
TPA2032D1YZFT	DSBGA	YZF	9	250	180.0	8.4	1.65	1.65	0.81	4.0	8.0	Q1
TPA2033D1YZFR	DSBGA	YZF	9	3000	180.0	8.4	1.65	1.65	0.81	4.0	8.0	Q1
TPA2034D1YZFR	DSBGA	YZF	9	3000	180.0	8.4	1.65	1.65	0.81	4.0	8.0	Q1
TPA2034D1YZFT	DSBGA	YZF	9	250	180.0	8.4	1.65	1.65	0.81	4.0	8.0	Q1



www.ti.com 9-Dec-2022




#### \*All dimensions are nominal

7 111 41111011010110 410 11011111141							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA2032D1YZFR	DSBGA	YZF	9	3000	182.0	182.0	20.0
TPA2032D1YZFT	DSBGA	YZF	9	250	182.0	182.0	20.0
TPA2033D1YZFR	DSBGA	YZF	9	3000	182.0	182.0	20.0
TPA2034D1YZFR	DSBGA	YZF	9	3000	182.0	182.0	20.0
TPA2034D1YZFT	DSBGA	YZF	9	250	182.0	182.0	20.0



DIE SIZE BALL GRID ARRAY




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



#### NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated