







SN74AHCT1G08

SCLS315R - MARCH 1996 - REVISED OCTOBER 2023

SN74AHCT1G08 Single 2-Input Positive-AND Gate

1 Features

- Operating Range: 4.5 V to 5.5 V
- Maximum t_{pd} of 7.1 ns at 5 V
- Low Power Consumption: Maximum I_{CC} of 10-μA
- ±8-mA Output Drive at 5 V
- Inputs Are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17

2 Applications

- TV, Set-Top Box, and Audio
- Wireless Infrastructure
- **Factory Automation and Control**
- PC and Notebooks
- **Building Automation**
- Grid Infrastructure
- Medical, Healthcare, and Fitness
- **Printers**
- Test and Measurement
- EPOS (Electronic Point of Sale)
- Telecom Infrastructure
- **Projectors**


3 Description

The SN74AHCT1G08 device is a single 2-input positive-AND gate. The device performs the Boolean function $Y = A \times B$ or $Y = \overline{A + B}$ in positive logic. Low I_{CC} current allows this device to be used in powersensitive or battery-powered applications.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)
	DBV (SOT-23, 5)	2.8 mm × 2.8 mm
SN74AHCT1G08	DCK (SC70, 5)	2.00 mm × 1.25 mm
	DRL (SOT, 5)	1.60 mm x 1.6 mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.





Page

Table of Contents

1 Features	1	8.2 Functional Block Diagram	8
2 Applications		8.3 Feature Description	
3 Description		8.4 Device Functional Modes	8
4 Revision History	<mark>2</mark>	9 Application and Implementation	9
5 Pin Configuration and Functions	3	9.1 Application Information	
6 Specifications	4	9.2 Typical Application	9
6.1 Absolute Maximum Ratings		9.3 Power Supply Recommendations	10
6.2 ESD Ratings	4	9.4 Layout	
6.3 Recommended Operating Conditions	4	10 Device and Documentation Support	
6.4 Thermal Information	<mark>5</mark>	10.1 Documentation Support (Analog)	12
6.5 Electrical Characteristics	5	10.2 Support Resources	12
6.6 Switching Characteristics	6	10.3 Trademarks	
6.7 Operating Characteristics		10.4 Electrostatic Discharge Caution	12
6.8 Typical Characteristics		10.5 Glossary	
7 Parameter Measurement Information		11 Mechanical, Packaging, and Orderable	
8 Detailed Description	8	Information	1 <mark>2</mark>
8.1 Overview			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision Q (April 2016) to Revision R (October 2023)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Updated thermal values for DCK package from RθJA = 277.5 to 289.2, RθJC(top) = 92.9 to 205.8, RθJI	3 =
	64.2 to 176.2, ΨJT = 1.9 to 117.6, ΨJB = 63.5 to 175.1, RθJC(bot) = N/A, all values in °C/W	5

Changes from Revision P (May 2013) to Revision Q (April 2016)

Added Applications section, Device Information table, Table of Contents, Pin Configuration and Functions section, Specifications section, ESD Ratings table, Thermal Information table, Typical Characteristics section, Detailed Description section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section1

Product Folder Links: SN74AHCT1G08



5 Pin Configuration and Functions




Figure 5-1. DBV, DCK, and DRL Packages 5-Pin SOT-23, SC70, and SOT (Top View)

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
Α	1	I	Input A
В	2	I	Input B
GND	3	_	Ground Pin
V _{CC}	5	_	Supply Pin
Υ	4	0	Output

(1) Signal Types: I = Input, O = Output, I/O = Input or Output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted). (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
VI	Input voltage ⁽²⁾	Input voltage ⁽²⁾		7	V
Vo	Output voltage ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-20	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GND			±50	mA
TJ	Maximum junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Section 6.3. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500	V
V _(ESD) Electrostatic discha	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	5.5	V
V _{IH}	High-level input voltage	2		V
V _{IL}	Low-level input voltage		0.8	V
VI	Input voltage	0	5.5	V
Vo	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current		-8	mA
I _{OL}	Low-level output current		8	mA
Δt/Δν	Input transition rise and fall rate		20	ns/V
T _A	Operating free-air temperature	-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See TI application report, *Implications* of Slow or Floating CMOS Inputs (SCBA004).

Product Folder Links: SN74AHCT1G08

²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

			SN74AHCT1G08			
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DCK (SC70)	DRL (SOT)	UNIT	
		5 PINS	5 PINS	5 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	226	289.2	242.9	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	165	205.8	77.5	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	59.1	176.2	77.5	°C/W	
ΨЈТ	Junction-to-top characterization parameter	45.5	117.6	9.6	°C/W	
Ψ_{JB}	Junction-to-board characterization parameter	58.3	175.1	77.3	°C/W	
R _{0JC(bot)}	Junction-to-case (bot) thermal resistance	N/A	N/A	N/A	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDIT	TONS	MIN	TYP	MAX	UNIT
		I - 50 uA \/ - 45 \/	T _A = 25°C	4.4	4.5		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	High-level output	I_{OH} = -50 μ A, V_{CC} = 4.5 V	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	4.4			V
V _{OH}	voltage	I - 0 m A V - 4 F V	T _A = 25°C	3.94			V
		$I_{OH} = -8 \text{ mA}, V_{CC} = 4.5 \text{ V}$	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$	3.8	-		
		$I_{OL} = 50 \mu A, V_{CC} = 4.5 V$				0.1	
V _{OL}	Low-level output	ow-level output oltage $I_{OL} = 8 \text{ mA}, V_{CC} = 4.5 \text{ V}$	T _A = 25°C			0.36	V
	vollago		$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			0.44	
	Input ourront	V _I = 5.5 V or GND,	T _A = 25°C			±0.1	
II _I	Input current	$V_{CC} = 0 V \text{ to } 5.5 V$	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			±1	μA
	Supply ourrent	$V_I = V_{CC}$ or GND, $I_O = 0$,	T _A = 25°C			1	
I _{CC}	Supply current	Supply current $V_{CC} = 5.5 \text{ V}$	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			10	μΑ
A1 (1)	$ΔI_{CC}$ (1) Change in supply current One input at 3.4 V, Other Inputs at V_{CC} or GND, V_{CC} = 5.5 V	One input at 3.4 V, Other Inputs	T _A = 25°C			1.35	A
Δi _{CC} (1)		ent at V_{CC} or GND, $V_{CC} = 5.5 \text{ V}$				1.5	mA
Cı	Input capacitance	$V_I = V_{CC}$ or GND, $V_{CC} = 5 \text{ V}$			4	10	pF

⁽¹⁾ This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC} .



6.6 Switching Characteristics

over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Load Circuit and Voltage Waveforms)


	PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
					T _A = 25°C		5	6.2	
t_{PLH}	Propagation delay, low to high transition	A or B	Υ	C _L = 15 pF	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	1		7.1	ns
	iow to riight administration				$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	1		7.5	
					T _A = 25°C		5	6.2	
t _{PHL}	Propagation delay, high to low transition	A or B	Υ	C _L = 15 pF	T _A = -40°C to 85°C	1		7.1	ns
	riigir to low transition				T _A = -40°C to 125°C	1		7.5	
					T _A = 25°C		5.5	7.9	
t _{PLH}	Propagation delay, low to high transition	A or B	Y	C _L = 50 pF	Propagation delay, high to low transition	1		9	ns
					T _A = -40°C to 125°C	1		10	
					T _A = 25°C		5.5	7.9	
t _{PHL}	Propagation delay, high to low transition	A or B	Y	C _L = 50 pF	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	1		9	ns
	ingii to low transition	III to low transition		T _A = -40°C to 125°C	1		10		

6.7 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load, f = 1 MHz	18	pF

6.8 Typical Characteristics




C_L = 15 pF

Figure 6-1. T_{pd} vs Temperature

Submit Document Feedback

7 Parameter Measurement Information



C₁ includes probe and jig capacitance.

Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns. The outputs are measured one at a time with one input transition per measurement. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

The SN74AHCT1G08 device is a single 2-input positive-AND gate. The device performs the Boolean AND function (Y = A • B or Y = $\overline{A + B}$) in positive logic. Low I_{CC} current allows this device to be used in powersensitive or battery-powered applications. Robust inputs allow the device to up-translate with a propagation delay of 20 ns.

8.2 Functional Block Diagram



Figure 8-1. Logic Diagram (Positive Logic)

8.3 Feature Description

The V_{CC} for the device is optimized at 5 V.

Up voltage translation from 3.3 V to 5 V is allowed. The inputs accept V_{IH} levels of 2 V.

Output ringing is minimized by slow edge rates.

Inputs are TTL-Voltage compatible.

8.4 Device Functional Modes

Table 8-1 lists the functional modes of the SN74AHCT1G08.

Table 8-1. Function Table

INPU	OUTPUT ⁽²⁾	
Α	В	Y
Н	Н	Н
L	X	L
X	L	L

- H = High Voltage Level, L = Low Voltage Level, X = Don't Care
- H = Driving High, L = Driving Low, Z = High Impedance State

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SN74AHCT1G08 device is a single AND gate, which is often used for many common functions like power sequencing or an *on* LED indicator. Because the device is configured to output LOW unless all inputs are HIGH, an LED tied to the output of the device will only turn HIGH when all systems connected are sending a HIGH, or *ready* signal.

9.2 Typical Application




Figure 9-1. Typical Application Diagram

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads, so routing and load conditions must be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - For rise time and fall time specifications, see Δt/ΔV in Section 6.3.
 - For specified high and low levels, see V_{IH} and V_{IL} in Section 6.3.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommended Output Conditions
 - Load currents must not exceed 25 mA per output and 50 mA total for the part.
 - Outputs must not be pulled above V_{CC}.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

9.2.3 Application Curve




Figure 9-2. Typical Switching Characteristics

9.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*.

Each V_{CC} pin must have a good bypass capacitor to prevent power disturbance. TI recommends a 0.1- μ F capacitor for devices with a single supply; and a 0.01- μ F or 0.022- μ F capacitor for each power pin if there are multiple V_{CC} pins. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

9.4 Layout

9.4.1 Layout Guidelines

When using multiple bit logic devices inputs must not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Observe the following rules under all circumstances.

- All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating.
- The logic level that must be applied to any particular unused input depends on the function of the device.
 Generally they will be tied to GND or V_{CC}, whichever make more sense or is more convenient.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

9.4.1.1 Layout Example




Figure 9-3. Layout Example for the SN74AHCT1G08



10 Device and Documentation Support

10.1 Documentation Support (Analog)

10.1.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

10.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

Product Folder Links: SN74AHCT1G08

www.ti.com 11-Jan-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74AHCT1G08DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 125	B08G	Samples
74AHCT1G08DCKRE4	LIFEBUY	SC70	DCK	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	(1PJ, BE3, BEG, BE J, BEL, BES)	
74AHCT1G08DCKRG4	LIFEBUY	SC70	DCK	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	(1PJ, BE3, BEG, BE J, BEL, BES)	
74AHCT1G08DCKTG4	LIFEBUY	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(BE3, BEG, BEL, BE S)	
74AHCT1G08DRLRG4	ACTIVE	SOT-5X3	DRL	5	4000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(BEB, BES)	Samples
SN74AHCT1G08DBV3	ACTIVE	SOT-23	DBV	5	3000	RoHS & Non-Green	SNBI	Level-1-260C-UNLIM	-40 to 125	B08Y	Samples
SN74AHCT1G08DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(B083, B08G, B08J, B08L, B08S)	Samples
SN74AHCT1G08DCK3	ACTIVE	SC70	DCK	5	3000	RoHS & Non-Green	SNBI	Level-1-260C-UNLIM	-40 to 125	BEY	Samples
SN74AHCT1G08DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(1PJ, BE3, BEG, BE J, BEL, BES)	Samples
SN74AHCT1G08DCKT	LIFEBUY	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(BE3, BEG, BEL, BE S)	
SN74AHCT1G08DRLR	ACTIVE	SOT-5X3	DRL	5	4000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(BEB, BES)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 11-Jan-2024

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHCT1G08:

Automotive: SN74AHCT1G08-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 17-Jan-2024

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74AHCT1G08DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHCT1G08DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74AHCT1G08DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHCT1G08DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHCT1G08DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AHCT1G08DCKR	SC70	DCK	5	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
SN74AHCT1G08DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHCT1G08DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AHCT1G08DCKT	SC70	DCK	5	250	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74AHCT1G08DRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3



www.ti.com 17-Jan-2024



*All dimensions are nominal

7 till dillitorioriorio di o mominidi								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
74AHCT1G08DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0	
SN74AHCT1G08DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0	
SN74AHCT1G08DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0	
SN74AHCT1G08DCKR	SC70	DCK	5	3000	180.0	180.0	18.0	
SN74AHCT1G08DCKR	SC70	DCK	5	3000	180.0	180.0	18.0	
SN74AHCT1G08DCKR	SC70	DCK	5	3000	210.0	185.0	35.0	
SN74AHCT1G08DCKT	SC70	DCK	5	250	180.0	180.0	18.0	
SN74AHCT1G08DCKT	SC70	DCK	5	250	180.0	180.0	18.0	
SN74AHCT1G08DCKT	SC70	DCK	5	250	202.0	201.0	28.0	
SN74AHCT1G08DRLR	SOT-5X3	DRL	5	4000	202.0	201.0	28.0	





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-293 Variation UAAD-1



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated