







SN54ACT240, SN74ACT240 SCAS515E - JUNE 1995 - REVISED NOVEMBER 2023


SNx4ACT240 Octal Buffers or Drivers with 3-State Outputs

1 Features

- Operation of 4.5-V to 5.5-V V $_{\mbox{CC}}$
- Inputs accept voltages to 5.5 V
- Maximum t pd of 8.5 ns at 5 V
- Inputs are TTL compatible

2 Applications

- Handset: smartphone
- Network switch
- Health and fitness or wearables




3 Description

These octal buffers and line drivers are designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾		
	N (PDIP, 20)	24.33 mm × 9.4 mm		
	DW (SOIC, 20)	12.8 mm × 10.3 mm		
SN74ACT240	NS (SOP, 20)	12.6 mm × 7.8 mm		
3N74AC1240	DB (SSOP, 20)	7.2 mm × 7.8 mm		
	PW (TSSOP, 20)	6.5 mm × 6.4 mm		
	RKS (VQFN, 20)	4.5 mm × 2.5 mm		

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Logic Diagram (Positive Logic)




Table of Contents

1 Features	1	7.1 Overview	8
2 Applications	1	7.2 Functional Block Diagram	8
3 Description		7.3 Feature Description	8
4 Pin Configuration and Functions	3	7.4 Device Functional Modes	8
5 Specifications	<u>5</u>	8 Device and Documentation Support	9
5.1 Absolute Maximum Ratings	<u>5</u>	8.1 Receiving Notification of Documentation Updates	9
5.2 Recommended Operating Conditions	<mark>5</mark>	8.2 Support Resources	9
5.3 Thermal Information	5	8.3 Trademarks	9
5.4 Electrical Characteristics	6	8.4 Electrostatic Discharge Caution	9
5.5 Switching Characteristics	6	8.5 Glossary	9
5.6 Operating Characteristics	6	9 Revision History	9
6 Parameter Measurement Information	7	10 Mechanical, Packaging, and Orderable	
7 Detailed Description	8	Information	9



4 Pin Configuration and Functions






Figure 4-1. SN54ACT240 J OR W Package; SN74ACT240 DB, DW, N, NS, or PW Package (Top View)

Figure 4-2. SN54ACT240 FK Package (Top View)




Figure 4-3. SNx4ACT240 VQFN Package (Top View)

Table 4-1. Pin Functions

F	PIN TYPE ⁽¹⁾		DESCRIPTION					
NAME	NO.	ITPE(')	DESCRIPTION					
1 OE	1	I	Output enable 1					
1A1	2	I	1A1 input					
2Y4	3	0	2Y4 output					
1A2	4	I	1A2 input					
2Y3	5	0	2Y3 output					
1A3	6	I	1A3 input					
2Y2	7	0	2Y2 output					
1A4	8	I	1A4 input					
2Y1	9	0	2Y1 output					
GND	10	_	Ground pin					
2A1	11	I	2A1 input					
1Y4	12	0	1Y4 output					
2A2	13	I	2A2 input					
1Y3	14	0	1Y3 output					
2A3	15	I	2A3 input					
1Y2	16	0	1Y2 output					
2A4	17	I	2A4 input					
1Y1	18	0	1Y1 output					



Table 4-1. Pin Functions (continued)

Р	IN	TYPE(1)	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
2 OE	19	I	Output enable 2	
VCC	20	_	Power pin	
Thermal pad	y ⁽²⁾	_	The thermal pad can be connect to GND or left floating. Do not connect to any other signal or supply.	

- (1) Signal Types: I = Input, O = Output, I/O = Input or Output
- (2) RKS package only



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
V _I ¹	Input voltage range		-0.5	V _{CC} +0.5	V
V_0^1	Output voltage range		-0.5	V _{CC} +0.5	V
I _{IK}	Input clamp current	$(V_I < 0 \text{ or } V_I > V_{CC})$		±20	mA
I _{OK}	Output clamp current	(V _O < 0 or V _O > V _{CC})		±20	mA
Io	Continuous output current	(V _O = 0 or V _{CC})		±50	mA
	Continuous current through V_{CC} or GND			±200	mA
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Recommended Operating Conditions

(see (1))

		SN54A0	CT240	SN74ACT240	UNIT
		MIN	MAX	MIN MAX	
V _{CC}	Supply voltage	4.5	5.5	5.5	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage		0.8	0.8	V
VI	Input voltage	0	V _{CC}	V _{CC}	V
Vo	Output voltage	0	V _{CC}	V _{CC}	V
I _{OH}	High-level output current		-24	-24	mA
I _{OL}	Low-level output current		24	24	mA
Δt/Δν	Input transition rise or fall rate		8	8	ns/V
T _A	Operating free-air temperature	-55	125	85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

5.3 Thermal Information

THERMAL METRIC ⁽¹⁾		DB	DW	N	NS	PW	RKS	UNIT
	THERWAL WETRIC	20 PINS					ONII	
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽²⁾	70	58	69	60	83	68	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



5.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEGT CONDITION		1	Γ _A = 25°C		SN54A	CT240	SN74AC	T240	
PARAMETER	TEST CONDITION	s v _{cc}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	I - 50 uA	4.5 V	4.4	4.49		4.4		4.4		
	Ι _{ΟΗ} = –50 μΑ	5.5 V	5.4	5.49		5.4		5.4		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1 - 24 mA	4.5 V	3.86			3.7		3.76		V
V _{OH}	I _{OH} = –24 mA	5.5 V	4.86			4.7		4.76		V
	$I_{OH} = -50 \text{ mA}^{(1)}$	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{(1)}$	5.5 V						3.85		
	I _{OL} = 50 μA	4.5 V		0.001	0.1		0.1		0.1	
		5.5 V		0.001	0.1		0.1		0.1	V
\	1 - 24 mA	4.5 V			0.36		0.5		0.44	
V _{OL}	I _{OL} = 24 mA	5.5 V			0.36		0.5		0.44	
	I _{OL} = 50 mA ⁽¹⁾	5.5 V					1.65			
	I _{OL} = 75 mA ⁽¹⁾	5.5 V							1.65	
I _{OZ}	V _O = V _{CC} or GND	5.5 V			±0.25		±5		±2.5	μA
II	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μA
Icc	$V_1 = V_{CC}$ or $I_0 = 0$	5.5 V			4		80		40	μΑ
ΔI _{CC} (2)	One input at 3.4 V, Oth inputs at GND or V _{CC}	ner 5.5 V		0.6			1.6		1.5	mA
Ci	V _I = V _{CC} or GND	5 V		2.5						pF
Co	V _I = V _{CC} or GND	5 V		8						pF

- (1) Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.
- (2) This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

5.5 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Т	_A = 25°C		SN54AC	T240	SN74AC	T240	UNIT
PARAMETER	PROW (INPUT)	10 (001701)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
t _{PLH}	Α	V	1.5	6	8.5	1	9.5	1.5	9.5	ns
t _{PHL}		ı	1.5	5.5	7.5	1	9	1.5	8.5	115
t _{PZH}	ŌĒ	V	1.5	7	8.5	1	10	1	9.5	ns
t _{PZL}	OL	ı	2	7	9.5	1	11.5	1.5	10.5	115
t _{PHZ}	ŌĒ	V	2	8	9.5	1	11	2	10.5	20
t _{PLZ}	OE	T	2.5	6.5	10	1	11.5	2	10.5	ns


5.6 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per buffer/driver	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	45	pF



6 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 6-1. Load Circuit and Voltage Waveforms

TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	2 × V _{CC}
t _{PHZ} /t _{PZH}	Open

7 Detailed Description

7.1 Overview

The SNx4ACT240 devices are organized as two 4-bit buffers or drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes inverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

To put the device in the high-impedance state during power up or power down, tie \overline{OE} to V_{CC} through a pullup resistor; the current-sinking capability of the driver determines the minimum value of the resistor.

7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic)

7.3 Feature Description

7.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

7.4 Device Functional Modes

Table 7-1. Function Table (Each Buffer)

INPUTS	OUTPUT	
ŌĒ	Α	Υ
L	Н	L
L	L	Н
Н	Х	Z



8 Device and Documentation Support

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (May 2023) to Revision E (November 2023)	Page
Added the RKS package to the Package Information table	1
Updated the Package Information table to include package lead size	
-μ	
Changes from Revision C (October 2002) to Revision D (May 2023)	Page
Changes from Revision C (October 2002) to Revision D (May 2023) Added Package Information table, Pin Functions table, and Thermal Information table.	

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated



www.ti.com 25-Dec-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8775901M2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 8775901M2A SNJ54ACT 240FK	Samples
5962-8775901MRA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8775901MR A SNJ54ACT240J	Samples
5962-8775901MSA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8775901MS A SNJ54ACT240W	Samples
SN74ACT240DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD240	Samples
SN74ACT240DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT240	Samples
SN74ACT240N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74ACT240N	Samples
SN74ACT240NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT240	Samples
SN74ACT240PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	AD240	Samples
SN74ACT240PWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD240	Samples
SN74ACT240RKSR	ACTIVE	VQFN	RKS	20	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ACT240	Samples
SNJ54ACT240FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 8775901M2A SNJ54ACT 240FK	Samples
SNJ54ACT240J	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8775901MR A SNJ54ACT240J	Samples
SNJ54ACT240W	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8775901MS A SNJ54ACT240W	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

PACKAGE OPTION ADDENDUM

www.ti.com 25-Dec-2023

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ACT240, SN74ACT240:

Catalog: SN74ACT240

Automotive: SN74ACT240-Q1, SN74ACT240-Q1

Military: SN54ACT240

NOTE: Qualified Version Definitions:



PACKAGE OPTION ADDENDUM

www.ti.com 25-Dec-2023


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications





TAPE AND REEL INFORMATION

NSTRUMENTS



TAPE DIMENSIONS KO PI BO BO Cavity AO

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT240DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74ACT240DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ACT240NSR	so	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74ACT240PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74ACT240PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74ACT240RKSR	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1



www.ti.com 18-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT240DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74ACT240DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ACT240NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74ACT240PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74ACT240PWRG4	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74ACT240RKSR	VQFN	RKS	20	3000	210.0	185.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Dec-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-8775901M2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8775901MSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74ACT240N	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54ACT240FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54ACT240W	W	CFP	20	25	506.98	26.16	6220	NA

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

 D. Index point is provided on cap for terminal identification only.

 E. Falls within Mil—Std 1835 GDFP2—F20







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated