

## LM5025C Active Clamp Voltage Mode PWM Controller

Check for Samples: [LM5025C](#)

### FEATURES

- Internal Start-Up Bias Regulator
- 3A Compound Main Gate Driver
- Programmable Line Under-Voltage Lockout (UVLO) with Adjustable Hysteresis
- Voltage Mode Control with Feed-Forward
- Adjustable Dual Mode Over-Current Protection
- Programmable Overlap or Deadtime between the Main and Active Clamp Outputs
- Volt x Second Clamp
- Programmable Soft-start
- Leading Edge Blanking
- Single Resistor Programmable Oscillator
- Oscillator UP / DOWN Sync Capability
- Precision 5V Reference
- Thermal Shutdown

### PACKAGE

- TSSOP-16

### DESCRIPTION

The LM5025C is a functional variant of the LM5025 active clamp PWM controller. The functional differences of the LM5025C are: The maximum duty cycle of the LM5025C is increased from 80% to 91%. The soft-start capacitor charging current is increased from 20  $\mu$ A to 90  $\mu$ A. The  $V_{CC}$  regulator current limit threshold is increased from 25 mA to 55 mA. The CS1 and CS2 current limit thresholds have been increased to 0.5V. The internal CS2 filter discharge device has been disabled and no longer operates each clock cycle. The internal  $V_{CC}$  and  $V_{REF}$  regulators continue to operate when the line UVLO pin is below threshold.

The LM5025C PWM controller contains all of the features necessary to implement power converters utilizing the Active Clamp / Reset technique. With the active clamp technique, higher efficiencies and greater power densities can be realized compared to conventional catch winding or RDC clamp / reset techniques. Two control outputs are provided, the main power switch control (OUT\_A) and the active clamp switch control (OUT\_B). The two internal compound gate drivers parallel both MOS and Bipolar devices, providing superior gate drive characteristics. This controller is designed for high-speed operation including an oscillator frequency range up to 1MHz and total PWM and current sense propagation delays less than 100 ns. The LM5025C includes a high-voltage start-up regulator that operates over a wide input range of 13V to 90V. Additional features include: Line Under Voltage Lockout (UVLO), softstart, oscillator UP/DOWN sync capability, precision reference and thermal shutdown.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

Typical Application Circuit





Figure 1. Simplified Active Clamp Forward Power Converter

## Connection Diagram



**Figure 2. 16-Lead TSSOP  
Package Number PW0016A**


### PIN DESCRIPTIONS

Pin	Name	Description	Application Information
1	V <sub>IN</sub>	Source Input Voltage	Input to start-up regulator. Input range 13V to 90V, with transient capability to 105V.
2	RAMP	Modulator ramp signal	An external RC circuit from Vin sets the ramp slope. This pin is discharged at the conclusion of every cycle by an internal FET, initiated by either the internal clock or the V*Sec Clamp comparator.
3	CS1	Current sense input for cycle-by-cycle limiting	If CS1 exceeds 0.5V the outputs will go into Cycle-by-Cycle current limit. CS1 is held low for 50ns after OUT_A switches high providing leading edge blanking.
4	CS2	Current sense input for soft restart	If CS2 exceeds 0.5V the outputs will be disabled and a softstart commenced. The soft-start capacitor will be fully discharged and then released with a pull-up current of 1µA. After the first output pulse (when SS = 1V), the SS charge current will revert back to 90 µA.
5	TIME	Output overlap/Deadtime control	An external resistor (R <sub>SET</sub> ) sets either the overlap time or dead time for the active clamp output. An R <sub>SET</sub> resistor connected between TIME and GND produces in-phase OUT_A and OUT_B pulses with overlap. An R <sub>SET</sub> resistor connected between TIME and REF produces out-of-phase OUT_A and OUT_B pulses with deadtime.
6	REF	Precision 5 volt reference output	Maximum output current: 10 mA Locally decouple with a 0.1 µF capacitor. Reference stays low until the V <sub>CC</sub> UV comparator is satisfied.
7	V <sub>CC</sub>	Output from the internal high voltage start-up regulator. The V <sub>CC</sub> voltage is regulated to 7.6V.	If an auxiliary winding raises the voltage on this pin above the regulation setpoint, the internal start-up regulator will shutdown, reducing the IC power dissipation.
8	OUT_A	Main output driver	Output of the main switch PWM output gate driver. Output capability of 3A peak sink current.
9	OUT_B	Active Clamp output driver	Output of the Active Clamp switch gate driver. Capable of 1.25A peak sink current..
10	PGND	Power ground	Connect directly to analog ground.
11	AGND	Analog ground	Connect directly to power ground.
12	SS	Soft-start control	An external capacitor and an internal 90 µA current source set the softstart ramp. The SS current source is reduced to 1 µA initially following a CS2 over-current event or an over temperature event.
13	COMP	Input to the Pulse Width Modulator	An internal 5 kΩ resistor pull-up is provided on this pin. The external opto-coupler sinks current from COMP to control the PWM duty cycle.
14	RT	Oscillator timing resistor pin	An external resistor connected from RT to ground sets the internal oscillator frequency.

**PIN DESCRIPTIONS (continued)**

Pin	Name	Description	Application Information
15	SYNC	Oscillator UP/DOWN synchronization input	The internal oscillator can be synchronized to an external clock with a frequency 20% lower than the internal oscillator's free running frequency. There is no constraint on the maximum sync frequency.
16	UVLO	Line Under-Voltage shutdown	An external voltage divider from the power source sets the shutdown comparator levels. The comparator threshold is 2.5V. Hysteresis is set by an internal current source (20 $\mu$ A) that is switched on or off as the UVLO pin potential crosses the 2.5V threshold.

**Block Diagram**





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings <sup>(1)(2)</sup>

$V_{IN}$ to GND	-0.3V to 105V
$V_{CC}$ to GND	-0.3V to 16V
CS1, CS2 to GND	-0.3 to 1.00V
All other inputs to GND	-0.3 to 7V
ESD Rating <sup>(3)</sup>	
Human Body Model	2kV
Storage Temperature Range	-55°C to 150°C
Junction Temperature	150°C

- (1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For specifications and test conditions, see the Electrical Characteristics.  
 (2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.  
 (3) For detailed information on soldering plastic TSSOP package, refer to the Packaging Data Book available from Texas Instruments.

### Operating Ratings <sup>(1)</sup>

$V_{IN}$ Voltage	13 to 90V
External Voltage Applied to $V_{CC}$	8 to 15V
Operating Junction Temperature	-40°C to +125°C

- (1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For specifications and test conditions, see the Electrical Characteristics.

### Electrical Characteristics

Specifications with standard typeface are for  $T_J = 25^\circ\text{C}$ , and those with **boldface** type apply over full **Operating Junction Temperature range**.  $V_{IN} = 48\text{V}$ ,  $V_{CC} = 10\text{V}$ ,  $R_T = 32\text{ k}\Omega$ ,  $R_{SET} = 27.4\text{ k}\Omega$  unless otherwise stated <sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>Startup Regulator</b>						
$V_{CC}$ Reg	$V_{CC}$ Regulation	No Load	<b>7.3</b>	7.6	<b>7.9</b>	V
	$V_{CC}$ Current Limit	<sup>(2)</sup>	<b>40</b>	55		mA
$I-V_{IN}$	Startup Regulator Leakage (external $V_{CC}$ Supply)	$V_{IN} = 100\text{V}$		165	<b>500</b>	$\mu\text{A}$
<b><math>V_{CC}</math> Supply</b>						
	$V_{CC}$ Under-voltage Lockout Voltage (positive going $V_{CC}$ )		<b><math>V_{CC}</math> Reg - 220mV</b>	$V_{CC}$ Reg - 120mV		V
	$V_{CC}$ Under-voltage Hysteresis		<b>1.0</b>	1.5	<b>2.0</b>	V
	$V_{CC}$ Supply Current ( $I_{CC}$ )	$C_{gate} = 0$			<b>4.2</b>	mA
<b>Reference Supply</b>						
$V_{REF}$	Ref Voltage	$I_{REF} = 0\text{ mA}$	<b>4.85</b>	5	<b>5.15</b>	V
	Ref Voltage Regulation	$I_{REF} = 0\text{ to }10\text{ mA}$		25	<b>50</b>	mV
	Ref Current Limit		<b>10</b>	20		mA
<b>Current Limit</b>						
CS1 Prop	CS1 Delay to Output	CS1 Step from 0 to 0.6V Time to onset of OUT Transition (90%) $C_{gate} = 0$		40		ns

- (1) All electrical characteristics having room temperature limits are tested during production with  $T_A = T_J = 25^\circ\text{C}$ . All hot and cold limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.  
 (2) Device thermal limitations may limit usable range.

## Electrical Characteristics (continued)

Specifications with standard typeface are for  $T_J = 25^\circ\text{C}$ , and those with **boldface** type apply over full **Operating Junction Temperature range**.  $V_{IN} = 48\text{V}$ ,  $V_{CC} = 10\text{V}$ ,  $R_T = 32\text{ k}\Omega$ ,  $R_{SET} = 27.4\text{ k}\Omega$  unless otherwise stated <sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Units
CS2 Prop	CS2 Delay to Output	CS2 Step from 0 to 0.6V Time to onset of OUT Transition (90%) $C_{gate} = 0$		50		ns
	Cycle by Cycle Threshold Voltage (CS1)		<b>0.45</b>	0.5	<b>0.55</b>	V
	Cycle Skip Threshold Voltage (CS2)	Resets SS capacitor; auto restart	<b>0.45</b>	0.5	<b>0.55</b>	V
	Leading Edge Blanking Time (CS1)			50		ns
	CS1 Sink Impedance (clocked)	CS1 = 0.4V		30	<b>50</b>	$\Omega$
	CS1 Sink Impedance (Post Fault Discharge)	CS1 = 0.6V		15	<b>30</b>	$\Omega$
	CS2 Sink Impedance (Post Fault Discharge)	CS2 = 0.6V		55	<b>85</b>	$\Omega$
	CS1 and CS2 Leakage Current	CS = CS Threshold - 100mV			<b>1</b>	$\mu\text{A}$
<b>Soft-Start</b>						
	Soft-start Current Source Normal		<b>65</b>	90	<b>115</b>	$\mu\text{A}$
	Soft-start Current Source following a CS2 event		<b>0.5</b>	1	<b>1.5</b>	$\mu\text{A}$
<b>Oscillator</b>						
	Frequency1	$T_A = 25^\circ\text{C}$ $T_J = T_{low}$ to $T_{high}$	180 <b>175</b>	200	220 <b>225</b>	kHz
	Frequency2	$R_T = 10.8\text{ k}\Omega$	<b>510</b>	580	<b>650</b>	kHz
	Sync threshold			2		V
	Min Sync Pulse Width				<b>100</b>	ns
	Sync Frequency Range		<b>160</b>			kHz
<b>PWM Comparator</b>						
	Delay to Output	COMP step 5V to 0V Time to onset of OUT_A transition low		40		ns
	Duty Cycle Range		<b>0</b>		<b>91</b>	%
	COMP to PWM Offset		<b>0.7</b>	1	<b>1.3</b>	V
	COMP Open Circuit Voltage		<b>4.3</b>		<b>5.9</b>	V
	COMP Short Circuit Current	COMP = 0V	<b>0.6</b>	1	<b>1.4</b>	mA
<b>Volt x Second Clamp</b>						
	Ramp Clamp Level	Delta RAMP measured from onset of OUT_A to Ramp peak. COMP = 5V	<b>2.4</b>	2.5	<b>2.6</b>	V
<b>UVLO Shutdown</b>						
	Undervoltage Shutdown Threshold		<b>2.44</b>	2.5	<b>2.56</b>	V
	Undervoltage Shutdown Hysteresis		<b>16</b>	20	<b>24</b>	$\mu\text{A}$
<b>Output Section</b>						
	OUT_A High Saturation	MOS Device @ $I_{out} = -10\text{mA}$ ,		5	<b>10</b>	$\Omega$

## Electrical Characteristics (continued)

Specifications with standard typeface are for  $T_J = 25^\circ\text{C}$ , and those with **boldface** type apply over full **Operating Junction Temperature range**.  $V_{IN} = 48\text{V}$ ,  $V_{CC} = 10\text{V}$ ,  $R_T = 32\text{ k}\Omega$ ,  $R_{SET} = 27.4\text{ k}\Omega$  unless otherwise stated <sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Units
	OUTPUT_A Peak Current Sink	Bipolar Device @ $V_{CC}/2$		3		A
	OUT_A Low Saturation	MOS Device @ $I_{out} = 10\text{mA}$ ,		6	<b>9</b>	$\Omega$
	OUTPUT_A Rise Time	$C_{gate} = 2.2\text{nF}$		20		ns
	OUTPUT_A Fall Time	$C_{gate} = 2.2\text{nF}$		15		ns
	OUT_B High Saturation	MOS Device @ $I_{out} = -10\text{mA}$ ,		10	<b>20</b>	$\Omega$
	OUTPUT_B Peak Current Sink	Bipolar Device @ $V_{CC}/2$		1		A
	OUT_B Low Saturation	MOS Device @ $I_{out} = 10\text{mA}$ ,		12	<b>18</b>	$\Omega$
	OUTPUT_B Rise Time	$C_{gate} = 1\text{nF}$		20		ns
	OUTPUT_B Fall Time	$C_{gate} = 1\text{nF}$		15		ns
<b>Output Timing Control</b>						
	Overlap Time	$R_{SET} = 38\text{ k}\Omega$ connected to GND, 50% to 50% transitions	<b>75</b>	105	<b>135</b>	ns
	Deadtime	$R_{SET} = 29.5\text{ k}\Omega$ connected to REF, 50% to 50% transitions	<b>75</b>	105	<b>135</b>	ns
<b>Thermal Shutdown</b>						
$T_{SD}$	Thermal Shutdown Threshold			165		$^\circ\text{C}$
	Thermal Shutdown Hysteresis			25		$^\circ\text{C}$
<b>Thermal Resistance</b>						
$\theta_{JA}$	Junction to Ambient	PW0016A Package		125		$^\circ\text{C/W}$

Typical Performance Characteristics

V<sub>CC</sub> Regulator Start-up Characteristics, V<sub>CC</sub> vs V<sub>IN</sub>




Figure 3.

V<sub>CC</sub> vs I<sub>CC</sub>




Figure 4.

V<sub>REF</sub> vs I<sub>REF</sub>




Figure 5.

Oscillator Frequency vs RT




Figure 6.

Overlap Time vs R<sub>SET</sub>




Figure 7.

Overlap Time vs Temperature  
R<sub>SET</sub> = 38K




Figure 8.



Typical Performance Characteristics (continued)




Figure 9.




Figure 10.




Figure 11.

## DETAILED OPERATING DESCRIPTION

The LM5025C is a functional variant of the LM5025 active clamp PWM controller. The functional differences of the LM5025C are:

The maximum duty cycle of the LM5025C is increased from 80% to 91%. The soft-start capacitor charging current is increased from 20  $\mu\text{A}$  to 90  $\mu\text{A}$ . The  $V_{\text{CC}}$  regulator current limit threshold is increased from 25 mA to 55 mA.

The CS1 and CS2 current limit thresholds have been increased to 0.5V (same as LM5025A).

The internal CS2 filter discharge device has been disabled and no longer operates each clock cycle (same as LM5025A).

The internal  $V_{\text{CC}}$  and  $V_{\text{REF}}$  regulators continue to operate when the line UVLO pin is below threshold (same as LM5025A).

The LM5025C PWM controller contains all of the features necessary to implement power converters utilizing the Active Clamp Reset technique. The device can be configured to control either a P-Channel clamp switch or an N-Channel clamp switch. With the active clamp technique higher efficiencies and greater power densities can be realized compared to conventional catch winding or RDC clamp / reset techniques. Two control outputs are provided, the main power switch control (OUT\_A) and the active clamp switch control (OUT\_B). The active clamp output can be configured for either a specified overlap time (for P-Channel switch applications) or a specified dead time (for N-Channel applications). The two internal compound gate drivers parallel both MOS and Bipolar devices, providing superior gate drive characteristics. This controller is designed for high-speed operation including an oscillator frequency range up to 1MHz and total PWM and current sense propagation delays less than 100ns. The LM5025C includes a high-voltage start-up regulator that operates over a wide input range of 13V to 90V. Additional features include: Line Under Voltage Lockout (UVLO), softstart, oscillator UP/DOWN sync capability, precision reference and thermal shutdown.

### High Voltage Start-Up Regulator

The LM5025C contains an internal high voltage start-up regulator that allows the input pin ( $V_{\text{IN}}$ ) to be connected directly to the line voltage. The regulator output is internally current limited to 55 mA. When power is applied, the regulator is enabled and sources current into an external capacitor connected to the  $V_{\text{CC}}$  pin. The recommended capacitance range for the  $V_{\text{CC}}$  regulator is 0.1  $\mu\text{F}$  to 100  $\mu\text{F}$ . When the voltage on the  $V_{\text{CC}}$  pin reaches the regulation point of 7.6V and the internal voltage reference (REF) reaches its regulation point of 5V, the controller outputs are enabled. The outputs will remain enabled until  $V_{\text{CC}}$  falls below 6.2V or the line Under Voltage Lock Out detector indicates that  $V_{\text{IN}}$  is out of range. In typical applications, an auxiliary transformer winding is connected through a diode to the  $V_{\text{CC}}$  pin. This winding must raise the  $V_{\text{CC}}$  voltage above 8V to shut off the internal start-up regulator. Powering  $V_{\text{CC}}$  from an auxiliary winding improves efficiency while reducing the controller power dissipation.

When the converter auxiliary winding is inactive, external current draw on the  $V_{\text{CC}}$  line should be limited so the power dissipated in the start-up regulator does not exceed the maximum power dissipation of the controller.

An external start-up regulator or other bias rail can be used instead of the internal start-up regulator by connecting the  $V_{\text{CC}}$  and the  $V_{\text{IN}}$  pins together and feeding the external bias voltage into the two pins.

### Line Under-Voltage Detector

The LM5025C contains a line Under Voltage Lock Out (UVLO) circuit. An external set-point voltage divider from  $V_{\text{in}}$  to GND, sets the operational range of the converter. The divider must be designed such that the voltage at the UVLO pin will be greater than 2.5V when  $V_{\text{in}}$  is in the desired operating range. If the undervoltage threshold is not met, both outputs are disabled, all other functions of the controller remain active. UVLO hysteresis is accomplished with an internal 20  $\mu\text{A}$  current source that is switched on or off into the impedance of the set-point divider. When the UVLO threshold is exceeded, the current source is activated to instantly raise the voltage at the UVLO pin. When the UVLO pin voltage falls below the 2.5V threshold, the current source is turned off causing the voltage at the UVLO pin to fall. The UVLO pin can also be used to implement a remote enable / disable function. Pulling the UVLO pin below the 2.5V threshold disables the PWM outputs.

## PWM Outputs

The relative phase of the main (OUT\_A) and active clamp outputs (OUT\_B) can be configured for the specific application. For active clamp configurations utilizing a ground referenced P-Channel clamp switch, the two outputs should be in phase with the active clamp output overlapping the main output. For active clamp configurations utilizing a high side N-Channel switch, the active clamp output should be out of phase with main output and there should be a dead time between the two gate drive pulses. A distinguishing feature of the LM5025C is the ability to accurately configure either dead time (both off) or overlap time (both on) of the gate driver outputs. The overlap / deadtime magnitude is controlled by the resistor value connected to the TIME pin of the controller. The opposite end of the resistor can be connected to either REF for deadtime control or GND for overlap control. The internal configuration detector senses the connection and configures the phase relationship of the main and active clamp outputs. The magnitude of the overlap/dead time can be calculated as follows:

- Overlap Time (ns) =  $2.8 \times R_{SET} - 1.2$
- Dead Time (ns) =  $2.9 \times R_{SET} + 20$
- $R_{SET}$  in  $k\Omega$ , Time in ns





Figure 12. Active Clamp Configurations

## Compound Gate Drivers

The LM5025C contains two unique compound gate drivers, which parallel both MOS and Bipolar devices to provide high drive current throughout the entire switching event. The Bipolar device provides most of the drive current capability and provides a relatively constant sink current which is ideal for driving large power MOSFETs. As the switching event nears conclusion and the Bipolar device saturates, the internal MOS device continues to provide a low impedance to complete the switching event.

During turn-off at the Miller plateau region, typically around 2V - 3V, is where gate driver current capability is needed most. The resistive characteristics of all MOS gate drivers are adequate for turn-on since the supply to output voltage differential is fairly large at the Miller region. During turn-off however, the voltage differential is small and the current source characteristic of the Bipolar gate driver is beneficial to provide fast drive capability.



## PWM Comparator

The PWM comparator compares the ramp signal (RAMP) to the loop error signal (COMP). This comparator is optimized for speed in order to achieve minimum controllable duty cycles. The internal 5kΩ pull-up resistor, connected between the internal 5V reference and COMP, can be used as the pull-up for an optocoupler. The comparator polarity is such that 0V on the COMP pin will produce a zero duty cycle on both gate driver outputs.

## Volt Second Clamp

The Volt x Second Clamp comparator compares the ramp signal (RAMP) to a fixed 2.5V reference. By proper selection of RFF and CFF, the maximum ON time of the main switch can be set to the desired duration. The ON time set by Volt x Second Clamp varies inversely with the line voltage because the RAMP capacitor is charged by a resistor connected to Vin while the threshold of the clamp is a fixed voltage (2.5V). An example will illustrate the use of the Volt x Second Clamp comparator to achieve a 50% duty cycle limit, at 200 kHz, at a 48V line input: A 50% duty cycle at a 200 kHz requires a 2.5 μs of ON time. At 48V input the Volt x Second product is 120V x μs (48V x 2.5μs). To achieve this clamp level:

$$R_{FF} \times C_{FF} = V_{IN} \times T_{ON} / 2.5V$$

- Select  $C_{FF} = 470 \text{ pF}$
- $R_{FF} = 102\text{k}\Omega$

(1)

$$48 \times 2.5\mu / 2.5 = 48\mu$$

(2)

The recommended capacitor value range for CFF is 100 pF to 1000 pF.

The  $C_{FF}$  ramp capacitor is discharged at the conclusion of every cycle by an internal discharge switch controlled by either the internal clock or by the V x S Clamp comparator, whichever event occurs first.

## Current Limit

The LM5025C contains two modes of over-current protection. If the sense voltage at the CS1 input exceeds 0.5V the present power cycle is terminated (cycle-by-cycle current limit). If the sense voltage at the CS2 input exceeds 0.5V, the controller will terminate the present cycle, discharge the softstart capacitor and reduce the softstart current source to 1 μA. The softstart (SS) capacitor is released after being fully discharged and slowly charges with a 1 μA current source. When the voltage at the SS pin reaches approximately 1V, the PWM comparator will produce the first output pulse at OUT\_A. After the first pulse occurs, the softstart current source will revert to the normal 90 μA level. Fully discharging and then slowly charging the SS capacitor protects a continuously over-loaded converter with a low duty cycle hiccup mode.

These two modes of over-current protection allow the user great flexibility to configure the system behavior in over-load conditions. If it is desired for the system to act as a current source during an over-load, then the CS1 cycle-by-cycle current limiting should be used. In this case the current sense signal should be applied to the CS1 input and the CS2 input should be grounded. If during an overload condition it is desired for the system to briefly shutdown, followed by softstart retry, then the CS2 hiccup current limiting mode should be used. In this case the current sense signal should be applied to the CS2 input and the CS1 input should be grounded. This shutdown / soft-start retry will repeat indefinitely while the over-load condition remains. The hiccup mode will greatly reduce the thermal stresses to the system during heavy overloads. The cycle-by-cycle mode will have higher system thermal dissipations during heavy overloads, but provides the advantage of continuous operation for short duration overload conditions.

It is possible to utilize both over-current modes concurrently, whereby slight overload conditions activate the CS1 cycle-by-cycle mode while more severe overloading activates the CS2 hiccup mode. Generally the CS1 input will always be configured to monitor the main switch FET current each cycle. The CS2 input can be configured in several different ways depending upon the system requirements.

- a. The CS2 input can also be set to monitor the main switch FET current except scaled to a higher threshold than CS1.
- b. An external over-current timer can be configured which trips after a pre-determined over-current time, driving the CS2 input high, initiating a hiccup event.
- c. In a closed loop voltage regulation system, the COMP input will rise to saturation when the cycle-by-cycle current limit is active. An external filter/delay timer and voltage divider can be configured between the COMP pin and the CS2 pin to scale and delay the COMP voltage. If the CS2 pin voltage reaches 0.5V a hiccup event will initiate.

A small RC filter, located near the controller, is recommended for each of the CS pins. The CS1 input has an internal FET which discharges the current sense filter capacitor at the conclusion of every cycle, to improve dynamic performance. This same FET remains on an additional 50ns at the start of each main switch cycle to attenuate the leading edge spike in the current sense signal. The CS2 discharge FET only operates following a CS2 event, UVLO and thermal shutdown.

The LM5025C CS comparators are very fast and may respond to short duration noise pulses. Layout considerations are critical for the current sense filter and sense resistor. The capacitor associated with the CS filter must be placed very close to the device and connected directly to the pins of the IC (CS and GND). If a current sense transformer is used, both leads of the transformer secondary should be routed to the filter network, which should be located close to the IC. If a sense resistor in the source of the main switch MOSFET is used for current sensing, a low inductance type of resistor is required. When designing with a current sense resistor, all of the noise sensitive low power ground connections should be connected together near the IC GND and a single connection should be made to the power ground (sense resistor ground point).

### Oscillator and Sync Capability

The LM5025C oscillator is set by a single external resistor connected between the RT pin and GND. To set a desired oscillator frequency (F), the necessary RT resistor can be calculated from:

$$RT = (6002/F)^{1.0192}$$


where

- F is in kHz
- RT in k $\Omega$

(3)

The RT resistor should be located very close to the device and connected directly to the pins of the IC (RT and GND).

A unique feature of LM5025C is the ability to synchronize the oscillator to an external clock with a frequency that is either higher or lower than the frequency of the internal oscillator. The lower frequency sync frequency range is 91% of the free running internal oscillator frequency. There is no constraint on the maximum SYNC frequency. A minimum pulse width of 100 ns is required for the synchronization clock. If the synchronization feature is not required, the SYNC pin should be connected to GND to prevent any abnormal interference. The internal oscillator can be completely disabled by connecting the RT pin to REF. Once disabled, the sync signal will act directly as the master clock for the controller. Both the frequency and the maximum duty cycle of the PWM controller can be controlled by the SYNC signal (within the limitations of the Volt x Second Clamp). The maximum duty cycle (D) will be (1-D) of the SYNC signal.



### Feed-Forward Ramp

An external resistor ( $R_{FF}$ ) and capacitor ( $C_{FF}$ ) connected to  $V_{IN}$  and GND are required to create the PWM ramp signal. The slope of the signal at the RAMP pin will vary in proportion to the input line voltage. This varying slope provides line feedforward information necessary to improve line transient response with voltage mode control. The RAMP signal is compared to the error signal at the COMP pin by the pulse width modulator comparator to control the duty cycle of the main switch output. The Volt Second Clamp comparator also monitors the RAMP pin and if the ramp amplitude exceeds 2.5V the present cycle is terminated. The ramp signal is reset to GND at the end of each cycle by either the internal clock or the Volt Second comparator, whichever occurs first.


## Soft-Start

The softstart feature allows the power converter to gradually reach the initial steady state operating point, thus reducing start-up stresses and surges. At power on, a 90  $\mu\text{A}$  current is sourced out of the softstart pin (SS) into an external capacitor. The capacitor voltage will ramp up slowly and will limit the COMP pin voltage and therefore the PWM duty cycle. In the event of a fault as determined by  $V_{\text{CC}}$  undervoltage, line undervoltage (UVLO) or second level current limit, the output gate drivers are disabled and the softstart capacitor is fully discharged. When the fault condition is no longer present a softstart sequence will be initiated. Following a second level current limit detection (CS2), the softstart current source is reduced to 1  $\mu\text{A}$  until the first output pulse is generated by the PWM comparator. The current source returns to the nominal 90  $\mu\text{A}$  level after the first output pulse ( $\sim 1\text{V}$  at the SS pin).

## Thermal Protection

Internal Thermal Shutdown circuitry is provided to protect the integrated circuit in the event the maximum junction temperature is exceeded. When activated, typically at 165°C, the controller is forced into a low power standby state with the output drivers and the bias regulator disabled. The device will restart after the thermal hysteresis (typically 25°C). During a restart after thermal shutdown, the softstart capacitor will be fully discharged and then charged in the low current mode (1  $\mu\text{A}$ ) similar to a second level current limit event. The thermal protection feature is provided to prevent catastrophic failures from accidental device overheating.

## Application Circuit: Input 36-78V, Output 3.3V, 30A



---

**REVISION HISTORY**

<b>Changes from Revision B (March 2013) to Revision C</b>	<b>Page</b>
• Changed layout of National Data Sheet to TI format .....	<a href="#">14</a>

---

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM5025CMTC/NOPB	LIFEBUY	TSSOP	PW	16	92	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	L5025C MTC	
LM5025CMTCE/NOPB	LIFEBUY	TSSOP	PW	16	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	L5025C MTC	
LM5025CMTCX/NOPB	ACTIVE	TSSOP	PW	16	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	L5025C MTC	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5025CMTCE/NOPB	TSSOP	PW	16	250	180.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM5025CMTCX/NOPB	TSSOP	PW	16	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5025CMTCE/NOPB	TSSOP	PW	16	250	210.0	185.0	35.0
LM5025CMTCX/NOPB	TSSOP	PW	16	2500	367.0	367.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LM5025CMTC/NOPB	PW	TSSOP	16	92	530	10.2	3600	3.5
LM5025CMTC/NOPB	PW	TSSOP	16	92	495	8	2514.6	4.06



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220204/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated