

## STD60NF55LAT4

# Automotive-grade N-channel 55 V, 12 mΩ typ., 60 A STripFET™ II Power MOSFET in a DPAK package

Datasheet - production data

#### Features

Order code	ode V <sub>DS</sub> R <sub>DS(on)</sub> max		ΙD
STD60NF55LAT4	55 V	15 mΩ	60 A

- AEC-Q101 gualified
- Low threshold drive

### **Applications**

• Switching applications

### Description


This Power MOSFET series realized with STMicroelectronics unique STripFET<sup>™</sup> process is specifically designed to minimize input capacitance and gate charge. It is therefore ideal as a primary switch in advanced high-efficiency isolated DC-DC converters for Telecom and Computer applications. It is also suitable for any application with low gate charge drive requirements.


#### Table 1: Device summary

Order code	Marking	Package	Packing
STD60NF55LAT4	D60NF55LA	DPAK	Tape and reel

DocID030283 Rev 1

This is information on a product in full production.





#### Contents

### Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK (TO-252) type A2 package information	10
	4.2	DPAK (TO-252) packing information	13
5	Revisio	n history	15



### 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	55	V
V <sub>GS</sub>	Gate-source voltage	±15	V
	Drain current (continuous) at T <sub>c</sub> = 25 °C	60	٨
ID	Drain current (continuous) at T <sub>c</sub> = 100 °C	42	A
IDM <sup>(1)</sup>	Drain current (pulsed)	240	А
Ртот	Total dissipation at $T_C = 25 \text{ °C}$	110	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	16	V/ns
E <sub>AS</sub> <sup>(3)</sup>	Single pulse avalanche energy	400	mJ
T <sub>stg</sub>	Storage temperature range	-55 to 175	°C
TJ	Operating junction temperature range		

#### Notes:

<sup>(1)</sup>Pulse width is limited by safe operating area.

 $^{(2)}I_{SD} \leq 40A, \, di/dt \leq 350 \; A/\mu s, \, V_{DD} \leq V_{(BR)DSS}, \, T_J \leq T_{JMAX}$ 

 $^{(3)}Starting \, T_J$  = 25 °C,  $I_D$  = 17.5 A,  $V_{DD}$  = 24 V

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	1.36	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	50	°C/W

#### Notes:

 $^{(1)}\!When$  mounted on a 1-inch² FR-4, 2 Oz copper board.



### 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 4: Static							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \ \mu\text{A}$	55			V	
	Zana mata vialta na duain	$V_{GS} = 0 V, V_{DS} = 55 V$			1		
IDSS	IDSS Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 55 V,$ $T_{C} = 125 °C^{(1)}$			10	μA	
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 V, V_{GS} = \pm 15 V$			±100	nA	
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 µA	1		2	V	
Dear	Static drain-source	$V_{GS}$ = 10 V, $I_{D}$ = 30 A		12	15		
R <sub>DS(on)</sub>	on-resistance	$V_{GS} = 5 V, I_D = 30 A$		14	17	mΩ	

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test.

-								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
Ciss	Input capacitance			1950				
Coss	Output capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz,	-	390	-	рF		
Crss	Reverse transfer capacitance	V <sub>GS</sub> = 0 V		130		P1		
Qg	Total gate charge	$V_{DD} = 40 V, I_D = 60 A,$		40				
Q <sub>gs</sub>	Gate-source charge	$V_{GS} = 0$ to 5 V, $R_G = 4.7 \Omega$ (see Figure 13: "Test circuit for	-	10	-	nC		
$Q_{gd}$	Gate-drain charge	gate charge behavior")		20				

#### Table 5: Dynamic

#### Electrical characteristics

	Table 6: Switching times								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 25 \text{ V}, \text{ I}_{D} = 30 \text{ A},$		30					
tr	Rise time	$R_G = 4.7 \Omega, V_{GS} = 4.5 V$ (see Figure 12: "Test circuit for		180					
t <sub>d(off)</sub>	Turn-off delay time	resistive load switching times"	-	80	-	ns			
tr	Fall time	and Figure 17: "Switching time waveform")		35					

#### Table 7: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		60	А
Isdm <sup>(1)</sup>	Source-drain current (pulsed)		-		240	А
Vsd <sup>(2)</sup>	Forward on voltage	$V_{GS}$ = 0 V, $I_{SD}$ = 60 A	-		1.3	V
trr	Reverse recovery time	I <sub>SD</sub> = 40 A, di/dt = 100 A/µs,	-	65		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 25 V, T <sub>J</sub> = 150 °C (see <i>Figure 14: "Test circuit for</i>	-	130		nC
Irrm	Reverse recovery current	inductive load switching and diode recovery times"	-	4		А


#### Notes:


 $^{(1)}\mbox{Pulse}$  width is limited by safe operating area.

 $^{(2)}\text{Pulsed:}$  pulse duration = 300  $\mu\text{s},$  duty cycle 1.5%











DocID030283 Rev 1



#### STD60NF55LAT4


#### **Electrical characteristics**







57

### 3 Test circuits









### 4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



Package information







DocID030283 Rev 1




#### STD60NF55LAT4

Г4	Table 0. DDAK (TO 050	) (	Package informat
	Table 8: DPAK (TO-252	) type A2 mechanical da mm	
Dim.	Min.	Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	5.10	5.20	5.30
е	2.16	2.28	2.40
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°




#### Package information

#### STD60NF55LAT4



### 57

### 4.2 DPAK (TO-252) packing information





#### Figure 21: DPAK (TO-252) reel outline




Table 9: DPAK (TO-252) tape and reel mechanical data						
	Таре			Reel		
Dim	n	ım	Dim	n	nm	
Dim.	Min.	Max.	Dim.	Min.	Max.	
A0	6.8	7	A		330	
B0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
E	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1	Base	e qty.	2500	
P1	7.9	8.1	Bulk	k qty.	2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				

#### Table 9: DPAK (TO-252) tape and reel mechanical data



### 5 Revision history

\_\_\_\_\_

Date	Revision	Changes
09-Feb-2017	1	First release



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

