

Quad high-side smart power solid-state relay


PowerSSO-24

Product status

VNI4140K

VNI4140K-32

Product label


Features

- Operating output current: 0.6 A (VNI4140K) or 1.0 A (VNI4140K-32) per channel
- Per channel short-circuit protection
- Per channel overtemperature protection
- Thermal case protection
- Not simultaneous channel reactivation at Thermal case reset
- All type of loads (resistive, capacitive, inductive load) are driven
- Loss of GND protection
- Undervoltage shutdown with hysteresis
- Overvoltage protection (V_{CC} clamping)
- Very low supply current
- Per channel open drain thermal fault pins
- 5 V and 3.3 V compatible I/Os
- Fast demagnetization of inductive loads
- Designed to meet IEC61131-2, IEC61000-4-4, and IEC61000-4-5
- ESD according to IEC 61000-4-2 up to ± 25 kV

Applications

- Programmable logic control
- Industrial PC peripheral input/output
- Numerical control machines

Description

The **VNI414K** (for loads up to 0.6 A) and **VNI4140K-32** (for loads up to 1.0 A) are monolithic 4-channel drivers featuring very low $R_{DS(on)}$ and per-channel diagnostic. The ICs, realized in STMicroelectronics™ VIPower™ technology, are intended to drive any kind of load with one side connected to ground.


Active channel current limitation combined with thermal shutdown, independent for each channel, and automatic restart, protect the device against overload.

A channel in an overload condition overheats and turns OFF and back ON automatically in order to maintain its junction temperature between T_{TSD} and T_R . If this condition makes case temperature reach T_{CSD} , the overloaded channel is turned OFF and restarts only when case temperature has decreased down to T_{CR} . In case of more than one channel in overload, restart of the overloaded channels is not simultaneous, in order to avoid high peak current from the supply. Non-overloaded (non-overheated) channels continue operating normally.


The four open drain $STATUS_x$ output pins indicate per-channel overtemperature conditions.

1 Block diagram

Figure 1. Block diagram



2 Pin connection

Figure 2. Pin connection (top view)

Table 1. Pin description

Pin	Name	Type	Description
1, TAB	VCC	Supply	IC supply voltage.
2	IN1	Logic input	Channel 1 input, 3.3 V CMOS/TTL compatible.
3	STAT1	Output/Open Drain	Channel 1 overtemperature status (active low).
4	IN2	Logic input	Channel 2 input, 3.3 V CMOS/TTL compatible.
5	STAT2	Output/Open Drain	Channel 2 overtemperature status (active low).
6	GND	Ground	Device ground connection.
7	STAT3	Output/Open Drain	Channel 3 overtemperature status (active low).
8	IN3	Logic input	Channel 3 input, 3.3 V CMOS/TTL compatible.
9	STAT4	Output/Open Drain	Channel 4 overtemperature status (active low).
10	IN4	Logic input	Channel 4 input, 3.3 V CMOS/TTL compatible.
11, 12	NC	-	Not connected.
13, 14, 15	OUT4	Output	Channel 4 power stage output, internally protected.
16, 17, 18	OUT3	Output	Channel 3 power stage output, internally protected.
19, 20, 21	OUT2	Output	Channel 2 power stage output, internally protected.
22, 23, 24	OUT1	Output	Channel 1 power stage output, internally protected.

3 Maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	Power supply voltage	-0.3 to 41	V
I _{GND}	DC ground reverse current	-250	mA
I _{OUT}	DC output current	Internally limited ⁽¹⁾	A
I _R	DC reverse output current (per channel)	-5	A
I _{IN}	Input pin current (per channel)	+/-10	mA
V _{IN}	Input pin voltage	+V _{CC}	V
V _{STAT}	Status pin voltage	+V _{CC}	V
I _{STAT}	Status pin current (per pin)	+/-10	mA
V _{ESD}	Electrostatic discharge (R = 1.5k Ω; C = 100 pF)	2000	V
E _{AS}	Single channel/single pulse avalanche energy @T _{amb} = 125 °C, I _{OUT} = 0.5 A	5	J
P _{TOT}	Power dissipation at T _C = 25 °C	Internally limited ⁽¹⁾	W
T _J	Junction operating temperature	Internally limited ⁽¹⁾	°C
T _{STG}	Storage temperature	-55 to 150	°C

1. Protection functions are intended to avoid IC damage in fault conditions and are not intended for continuous operation. Continuous and repetitive operation of protection functions may reduce the IC lifetime.

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{th(JC)}	Thermal resistance junction-case ⁽¹⁾	2	°C/W
R _{th(JA)}	Thermal resistance junction-ambient	See Figure 12	°C/W

1. per channel

4 Recommended operating conditions

Table 4. Input switching limits

Symbol	Parameter	Value	Unit
$f_{VIN(MAX)}$	Maximum input switching frequency	10	kHz

5 Electrical characteristics

10.5 V < V_{CC} < 36 V; -40 °C < T_J < 125 °C; unless otherwise specified

5.1 Power section

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V _{CC}	Supply voltage		10.5		36	V
R _{DS(on)}	ON-state resistance	I _{OUT} = 0.5 A @T _J = 25 °C			0.08	Ω
		I _{OUT} = 0.5 A			0.14	
I _S	V _{CC} supply current	All channels in OFF-state		0.25		mA
		All channels in ON-state, V _{IN1..4} = 5 V		2.4	4	mA
V _{CC clamp}	Clamp on V _{CC}	I _S = 20 mA	41	45	52	V
V _{OUT(OFF)}	OFF-state output voltage	V _{IN} = 0 V, I _{OUT} = 0 A			1	V
I _{OUT(OFF)}	OFF-state output current	V _{IN} = V _{OUT} = 0 V	0		5	μA
I _{LGND}	VNI4140K output current at GND disconnection	V _{CC} = V _{IN} = V _{STAT} = V _{GND} = 24 V; V _{OUT} = 0 V			1.0	mA
	VNI4140K-32 output current at GND disconnection				0.5	mA
f _{CP}	Charge pump frequency	Channel in ON-state ⁽¹⁾		1.45		MHz


1. To cover EN55022 class A and class B normative.

5.2 Switching

Table 6. Switching

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
t _{PD(L-H)}	Turn-on delay time	V _{CC} = 24 V, R _L = 48 Ω, input rise time < 0.1 μs, see Figure 3	-	16	35	μs
t _r	Rise time		-	8	25	μs
t _{PD(H-L)}	Turn-off delay time		-	21	36	μs
t _f	Fall time		-	4	12	μs
dV _(ON) /dt _r	Turn-on voltage slope		-	2	-	V/μs
dV _(OFF) /dt _f	Turn-off voltage slope		-	4	-	V/μs

Figure 3. Timing in normal operation



5.3 Logic inputs

Table 7. Logic inputs


Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{IL}	Input low level voltage				0.8	V
V_{IH}	Input high level voltage		2.20			V
$V_{I(HYST)}$	Input hysteresis voltage			0.15		V
I_{IN}	Input current	$V_{IN} = 15\text{ V}$			10	μA
		$V_{IN} = 36\text{ V}$			210	

5.4 Protection and diagnostic

Table 8. Protection and diagnostic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{STAT}	Status voltage output low	$I_{STAT} = 1.6 \text{ mA}$			0.6	V
V_{USD}	Undervoltage protection		7		10.5	V
V_{USDHYS}	Undervoltage hysteresis		0.4	0.5		V
I_{PEAK}	VNI4140K maximum DC output current	Dynamic load		1.3		A
	VNI4140K-32 maximum DC output current			1.6		
I_{LIM}	VNI4140K, DC short-circuit current	$V_{CC} = 24 \text{ V}, R_{LOAD} \leq 10 \text{ m}\Omega$	0.7	1.0	1.7	A
	VNI4140K-32, DC short-circuit current		1.1	1.5	2.6	
I_{LSTAT}	Status leakage current	$V_{CC} = V_{STAT} = 36 \text{ V}$		30		μA
T_{TSD}	Junction shutdown temperature		150	170	190	$^{\circ}\text{C}$
T_R	Junction reset temperature		135			$^{\circ}\text{C}$
T_{HYST}	Junction thermal hysteresis		7	15		$^{\circ}\text{C}$
T_{CSD}	Case shutdown temperature		125	130	135	$^{\circ}\text{C}$
T_{CR}	Case reset temperature		110			$^{\circ}\text{C}$
T_{CHYST}	Case thermal hysteresis		7	15		$^{\circ}\text{C}$
V_{DEMAG}	Output voltage at turn-OFF	$I_{OUT} = 0.5 \text{ A}; L_{LOAD} \geq 1 \text{ mH}$	$V_{CC} - 41$	$V_{CC} - 45$	$V_{CC} - 52$	V

5.5 Current and voltage conventions

Figure 4. Current and voltage conventions


AM16733v1

6 Truth table


Table 9. Truth table

Condition	Input _n	Output _n	Status _n
Normal operation	L	L	H
	H	H	H
Overtemperature	L	L	H
	H	L	L
Undervoltage	L	L	X
	H	L	X
Output overload (current limitation before overtemperature)	L	L	H
	H	X	H

Note: X = don't care

7 Typical application circuit

Figure 5. Typical application circuit




GIPD0611131009LM

8 Thermal management

The power dissipation in the IC is the main factor that sets the safe operating condition of the device in the application. Therefore, it must be considered very carefully. Furthermore, the available space on the PCB should be chosen considering the power dissipation. Heat sinking can be achieved using copper on the PCB with proper area and thickness. Two different protections have been implemented to guarantee safety of the device if it overheats due to an overloaded condition or high environment temperature. The following flowchart explains in detail this protection functionality.


Figure 6. Thermal behavior



- Note:
- 1 Thermal shutdown
 - 2 Junction hysteresis
 - 3 Restore to idle condition
 - 4 Case hysteresis

9 Switching waveforms

Figure 7. Switching waveforms



GIPD0611131025LM

10 Pin function description

Figure 8. Input circuit




Figure 9. Status circuit





Figure 10. Charge pump switching frequency (typical) vs. temperature




GIPD0611131040LM

11 Package and PCB thermal data

11.1 Thermal data

Figure 11. PCB for thermal tests



Layout condition of R_{TH} and Z_{TH} measurements (PCB: double layer, thermal vias, FR4 area = 77 mm x 86 mm, PCB thickness = 1.6 mm, Cu thickness = 70 mm (front and back side), copper areas: from minimum pad layout to 8 cm²).

Figure 12. $R_{TH(JA)}$ vs. PCB copper area in open box free air condition (one channel ON)





Figure 13. Thermal impedance junction-ambient single pulse (one channel ON)



12 Reverse polarity protection

Reverse polarity protection can be implemented on-board using two different solutions:

1. Placing a resistor (R_{GND}) between IC GND pin and load GND
2. Placing a diode between IC GND pin and load GND

If option 1 is selected, the minimum resistance value has to be selected according to the following equation:

$$R_{GND} \geq V_{CC} / I_{GND}$$

where I_{GND} is the DC reverse ground pin current and can be found in Maximum ratings of this datasheet.

Power dissipated by R_{GND} (when $V_{CC} < 0$: during reverse polarity situations) is:


$$P_D = (V_{CC})^2 / R_{GND}$$

If option 2 is selected, the diode has to be chosen by taking into account $V_{RRM} > |V_{CC}|$ and its power dissipation capability:

$$P_D \geq I_S * V_F$$

Note: In normal conditions (no reverse polarity), due to the diode, there is a voltage drop between GND of the device and GND of the system.

Figure 14. Reverse polarity protection




GIPG020420151344LM

This schematic can be used with any type of load.

13 Demagnetization energy

Figure 15. Maximum demagnetization energy vs. load current, typical values



GIPD0511130116LM

14 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

14.1 Package mechanical data

Figure 16. PowerSSO-24 package dimensions [mm]





Table 10. PowerSSO24, mechanical data

Dim.	[mm]		
	Min.	Typ.	Max.
A	2.15		2.47
A2	2.15		2.40
a1	0		0.075
b	0.33		0.51
c	0.23		0.32
D	10.10		10.50
E	7.4		7.6
e		0.8	
e3		8.8	
G			0.1
G1			0.06
H	10.1		10.5
h			0.4
L	0.55		0.85

Dim.	[mm]		
	Min.	Typ.	Max.
N			10deg
X	4.1		4.7
Y	6.5		7.1

Figure 17. PowerSSO24 suggested footprint [mm]



STMicroelectronics is not responsible for any PCB related issues. The footprint shown in the above figure is a suggestion which might not be in line with the customer PCB supplier design rules.

14.2 PowerSSO24, packing information

Figure 18. PowerSSO-24 tube shipment (no suffix)




Table 11. PowerSSO24, tube shipment information

Description	Value
Base quantity	49
Bulk quantity	1225
Tube length (± 0.5)	532

Description	Value
A	3.5
B	13.8
C (± 0.1)	0.6

Note: All dimensions are in mm.

Figure 19. PowerSSO24, reel shipment




Table 12. PowerSSO24, reel information

Description	Value
Base quantity	1000
Bulk quantity	1000
A (max.)	330
B (min.)	1.5
C (± 0.2)	13
F	20.2
G (2 ± 0)	24.4
N (min.)	100
T (max.)	30.4

Note: All dimensions are in mm.

Figure 20. PowerSSO24, tape drawings




Table 13. PowerSSO24, tape dimension

Description	Symbol	Value
Tape width	W	24
Tape hole spacing	P0 (± 0.1)	4
Component spacing	P	12
Hole diameter	D (± 0.05)	1.55
Hole diameter	D1 (min.)	1.5
Hole position	F (± 0.1)	11.5
Compartment depth	K (max.)	2.85
Hole spacing	P1 (± 0.1)	2

Note: All dimensions are in mm.

Note: According to the Electronic Industries Association (EIA) standard 481 rev. A, Feb 1986.

15 Ordering information

Table 14. Order codes

Order code	Package	Package marking	Packaging
VNI4140K	PowerSSO-24	VNI4140K	Tube
VNI4140KTR			Tape and reel
VNI4140K-32		VNI4140K-32	Tube
VNI4140KTR-32			Tape and reel

Revision history

Table 15. Document revision history

Date	Version	Changes
05-Oct-2021	1	Initial release.
22-Nov-2023	2	Changed $R_{DS(on)}$ test conditions for VNI4140K-32 in Table 5; some minor changes.

Contents

1	Block diagram	2
2	Pin connection	3
3	Maximum ratings	4
4	Recommended operating conditions	5
5	Electrical characteristics	6
5.1	Power section	6
5.2	Switching	6
5.3	Logic inputs	7
5.4	Protection and diagnostic	8
5.5	Current and voltage conventions	8
6	Truth table	9
7	Typical application circuit	10
8	Thermal management	11
9	Switching waveforms	12
10	Pin function description	13
11	Package and PCB thermal data	15
11.1	Thermal data	15
12	Reverse polarity protection	17
13	Demagnetization energy	18
14	Package information	19
14.1	Package mechanical data	19
14.2	PowerSSO24, packing information	20
15	Ordering information	23
	Revision history	24
	List of tables	26
	List of figures	27

List of tables

Table 1.	Pin description	3
Table 2.	Absolute maximum ratings	4
Table 3.	Thermal data	4
Table 4.	Input switching limits	5
Table 5.	Power section	6
Table 6.	Switching	6
Table 7.	Logic inputs.	7
Table 8.	Protection and diagnostic	8
Table 9.	Truth table	9
Table 10.	PowerSSO24, mechanical data	19
Table 11.	PowerSSO24, tube shipment information	20
Table 12.	PowerSSO24, reel information.	21
Table 13.	PowerSSO24, tape dimension	22
Table 14.	Order codes	23
Table 15.	Document revision history	24

List of figures

Figure 1.	Block diagram	2
Figure 2.	Pin connection (top view)	3
Figure 3.	Timing in normal operation	7
Figure 4.	Current and voltage conventions	8
Figure 5.	Typical application circuit	10
Figure 6.	Thermal behavior	11
Figure 7.	Switching waveforms	12
Figure 8.	Input circuit	13
Figure 9.	Status circuit	13
Figure 10.	Charge pump switching frequency (typical) vs. temperature	14
Figure 11.	PCB for thermal tests	15
Figure 12.	$R_{TH(JA)}$ vs. PCB copper area in open box free air condition (one channel ON)	15
Figure 13.	Thermal impedance junction-ambient single pulse (one channel ON)	16
Figure 14.	Reverse polarity protection	17
Figure 15.	Maximum demagnetization energy vs. load current, typical values	18
Figure 16.	PowerSSO-24 package dimensions [mm]	19
Figure 17.	PowerSSO24 suggested footprint [mm]	20
Figure 18.	PowerSSO-24 tube shipment (no suffix)	20
Figure 19.	PowerSSO24, reel shipment	21
Figure 20.	PowerSSO24, tape drawings	22

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved