

Data Sheet

The SST39WF800B is a 512-Kbit x16 CMOS Multi-Purpose Flash (MPF) manufactured with proprietary, high-performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared to alternate approaches. The SST39WF800B writes (Program or Erase) with a 1.65V-1.95V power supply. This device conforms to JEDEC standard pin assignments for x16 memories.

Features

- Organized as 512-Kbit x16
- Single Voltage Read and Write Operations - 1.65V-1.95V
- Superior Reliability
 - Endurance: 100,000 Cycles (typical)
 Greater than 100 years Data Retention
- Low Power Consumption (typical values at 5 MHz)
 - Active Current: 5 mA (typical)
 - Standby Current: 5 µÀ (typicál)
- Sector-Erase Capability Uniform 2-KWord sectors
- Block-Erase Capability - Uniform 32-KWord blocks
- Fast Read Access Time – 70 ns
- Latched Address and Data

- Fast Erase and Word-Program

 - Sector-Erase Time: 36 ms (typical)
 Block-Erase Time: 36 ms (typical)
 - Chip-Erase Time: 140 ms (typical)
 Word-Program Time: 28 µs (typical)
- Automatic Write Timing
 - Internal V_{PP} Generation
- End-of-Write Detection
 - Toggle Bit - Data# Polling
- CMOS I/O Compatibility
- JEDEC Standard
 - Flash EEPROM Pinouts and command sets
- Packages Available
 - 48-ball TFBGA (6mm x 8mm) - 48-ball WFBGA (4mm x 6mm) Micro-Package
- All devices are RoHS compliant



Data Sheet

Product Description

The SST39WF800B is a 512-Kbit x16 CMOS Multi-Purpose Flash (MPF) manufactured with Microchip proprietary, high-performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39WF800B writes (Program or Erase) with a 1.65V-1.95V power supply. This device conforms to JEDEC standard pin assignments for x16 memories.

The SST39WF800B features high-performance Word-Programming which provides a typical Word-Program time of 28 µsec. It uses Toggle Bit or Data# Polling to detect the completion of the Program or Erase operation. On-chip hardware and software data protection schemes protect against inadvertent writes. Designed, manufactured and tested for a wide spectrum of applications, the SST39WF800B is offered with a typical endurance of 100,000 cycles. Data retention is rated at greater than 100 years.

The SST39WF800B is suited for applications that require convenient and economical updating of program, configuration or data memory. It significantly improves performance and reliability of all system applications while lowering power consumption. It inherently uses less energy during Erase and Program than alternative Flash technologies. When programming a flash device, the total energy consumed is a function of the applied voltage, current and time of application. For any given voltage range, SuperFlash technology uses less current to program and has a shorter erase time. As a result, the total energy consumed during any Erase or Program operation is less than alternative Flash technologies. These devices also improve flexibility while lowering the cost for program, data and configuration storage applications.


SuperFlash technology provides fixed Erase and Program times independent of the number of Erase/ Program cycles that have occurred. Consequently, the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

To meet surface mount requirements, the SST39WF800B is offered in 48-ball TFBGA and 48-ball WFBGA packages. See Figures 2 and 3 for pin assignments and Table 1 for pin descriptions.



Data Sheet

Block Diagram





Data Sheet

Pin Assignments

Figure 2: Pin Assignments for 48-Ball TFBGA





Figure 3: Pin Assignments for 48-Ball WFBGA





Data Sheet

Symbol	Pin Name	Functions
A _{MS} ⁽¹⁾ -A ₀	Address Inputs	To provide memory addresses.
		During Sector-Erase A _{MS} -A ₁₁ address lines will select the sector.
		During Block-Erase A _{MS} -A ₁₅ address lines will select the block.
DQ ₁₅ -DQ ₀	Data Input/output	
		Data is internally latched during a Write cycle.
		The outputs are in tri-state when OE# or CE# is high.
CE#	Chip Enable	To activate the device when CE# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the Write operations.
V _{DD}	Power Supply	To provide power supply voltage: 1.65V-1.95V for SST39WF800B
V _{SS}	Ground	
NC	No Connection	Unconnected pins.

Table 1: Pin Description

1. A_{MS} = Most significant address A_{MS} = A_{18} for SST39WF800B

T1.0 25031



Device Operation

Data Sheet

Commands, which are used to initiate the memory operation functions of the device, are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

Read

The Read operation of the SST39WF800B is controlled by CE# and OE#; both have to be low for the system to obtain data from the outputs.

CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed.

OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. See Figure 5.

Word-Program Operation

The SST39WF800B is programmed on a word-by-word basis. The sector where the word exists must be fully erased before programming.

Programming is accomplished in three steps:

- 1. Load the three-byte sequence for Software Data Protection.
- 2. Load word address and word data. During the Word-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first.
- 3. Initiate the internal Program operation after the rising edge of the fourth WE# or CE#, whichever occurs first. Once initiated, the Program operation will be completed within 40 µs. See Figures 6 and 7 for WE# and CE# controlled Program operation timing diagrams and Figure 18 for a flowchart.

During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands issued during the internal Program operation are ignored.



Data Sheet

Sector-/Block-Erase Operation

The SST39WF800B offers both Sector-Erase and Block-Erase modes which allow the system to erase the device on a sector-by-sector, or block-by-block, basis.

The sector architecture is based on uniform sector size of 2 KWord. Initiate the Sector-Erase operation by executing a six-byte command sequence with Sector-Erase command (30H) and sector address (SA) in the last bus cycle.

The Block-Erase mode is based on uniform block size of 32 KWord. Initiate the Block-Erase operation by executing a six-byte command sequence with Block-Erase command (50H) and block address (BA) in the last bus cycle.

The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (30H or 50H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse.

The End-of-Erase operation can be determined using either Data# Polling or Toggle Bit methods. See Figures 11 and 12 for timing waveforms. Any commands issued during the Sector- or Block-Erase operation are ignored.

Chip-Erase Operation

The SST39WF800B provides a Chip-Erase operation, which allows the user to erase the entire memory array to the '1' state. This is useful when the entire device must be quickly erased.

Initiate the Chip-Erase operation by executing a six-byte command sequence with Chip-Erase command (10H) at address 5555H in the last byte sequence.

The Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 4 for the command sequence, Figure 10 for the timing diagram, and Figure 21 for the flowchart. Any commands issued during the Chip-Erase operation are ignored.

Write Operation Status Detection

To optimize the system write cycle time, the SST39WF800B provides two software means to detect the completion of a Program or Erase write cycle. The software detection includes two status bits: Data# Polling (DQ₇) and Toggle Bit (DQ₆). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.

The completion of the nonvolatile Write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may occur simultaneously with the completion of the Write cycle. If this occurs, the system may get an erroneous result, i.e., valid data may appear to conflict with either DQ_7 or DQ_6 . To prevent spurious rejection in the event of an erroneous result, the software routine must include a loop to read the accessed location an additional two (2) times. If both Reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.



Data Sheet

Data# Polling (DQ₇)

When the SST39WF800B is in the internal Program operation, any attempt to read DQ₇ will produce the complement of the true data. Once the Program operation is complete, DQ₇ will produce true data.

Although DQ₇ may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid. Valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1 μ s. During an internal Erase operation, any attempt to read DQ₇ will produce a '0'. Once the internal Erase operation is complete, DQ₇ will produce a '1'.

The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 8 for Data# Polling timing diagram and Figure 19 for a flowchart.

Toggle Bit (DQ₆)

During the internal Program or Erase operation, any consecutive attempts to read DQ_6 will produce alternating '1's and '0's, i.e., toggling between '1' and '0'.

When the Program or Erase operation is complete, the DQ_6 bit will stop toggling and the device is ready for the next operation.

The Toggle Bit is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Toggle Bit is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 9 for Toggle Bit timing diagram and Figure 19 for a flowchart.

Data Protection

The SST39WF800B provides both hardware and software features to protect nonvolatile data from inadvertent writes.

Hardware Data Protection

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a write cycle.

 V_{DD} Power Up/Down Detection: The Write operation is inhibited when V_{DD} is less than 1.0V.

<u>Write Inhibit Mode</u>: Forcing OE# low, CE# high or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

Software Data Protection (SDP)

The SST39WF800B provides the JEDEC approved Software Data Protection scheme for all data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte sequence. This group of devices are shipped with the Software Data Protection permanently enabled. See Table 4 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to Read mode within T_{RC} . The contents of DQ_{15} - DQ_8 can be V_{IL} or V_{IH} , but no other value, during any SDP command sequence.



Data Sheet

Common Flash Memory Interface (CFI)

The SST39WF800A contains the CFI information that describes the characteristics of the device, and supports both the original CFI Query mode implementation for compatibility with existing Microchip devices, as well as the general CFI Query mode.

To enter the CFI Query mode, the system must write the three-byte sequence, same as the Product ID Entry command, with 98H (CFI Query command) to address 5555H in the last byte sequence.

To enter the general CFI Query mode, the system must write a one-byte sequence using the Entry command with 98H to address 55H.

Once the device enters the CFI Query mode, the system can read CFI data at the addresses given in Tables 5 through 7. The system must write the CFI Exit command to return to Read mode from the CFI Query mode.

Product Identification

The Product Identification mode identifies the device as the SST39WF800B and manufacturer as Microchip. This mode is accessed by software operations. Use Software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Table 4 for software operation, Figure 13 for the Software ID Entry and Read timing diagram, and Figure 20 for the Software ID Entry command sequence flowchart.

Table 2: Product Identification Table	Table 2:	Product	Identification	Table
---	----------	---------	----------------	-------

	Address	Data
Manufacturer's ID	0000H	00BFH
Device ID		
SST39WF800B	0001H	273EH
		T2 0 25031

T2.0 25031

Product Identification Mode Exit/CFI Mode Exit

To return to the standard Read mode, exit the Software Product Identification mode. Issue the Software ID Exit command sequence, which returns the device to the Read mode.

The Software ID Exit command may also be used to reset the device to the Read mode after any inadvertent transient condition that causes the device to behave abnormally, e.g., not read correctly.

The Software ID Exit/CFI Exit command is ignored during an internal Program or Erase operation. See Table 4 for software command codes, Figure 15 for timing waveform, and Figure 20 for a flowchart.



Data Sheet

Operations

Table 3: Operation Modes Selection

Mode	CE#	OE#	WE#	DQ	Address
Read	VIL	VIL	V _{IH}	D _{OUT}	A _{IN}
Program	VIL	VIH	VIL	D _{IN}	A _{IN}
Erase	V _{IL}	VIH	V _{IL}	X ⁽¹⁾	Sector or Block address, XXH for Chip-Erase
Standby	VIH	Х	Х	High Z	x
Write Inhibit	Х	VIL	Х	High Z/ D _{OUT}	x
	Х	Х	V _{IH}	High Z/ D _{OUT}	x
Product Identification	_	_	_		
Software Mode	VIL	VIL	VIH		See Table 4

1. X can be V_{IL} or V_{IH} , but no other value.

T3.0 25031

Table 4: Software Command Sequence

Command Sequence	1st I Write		2nd I Write (3rd Write		4th Write		5th E Write		6th Write	
	Addr ⁽¹⁾	Data ⁽²⁾	Addr ⁽¹⁾	Data ⁽²⁾								
Word-Program	5555H	AAH	2AAAH	55H	5555H	A0H	WA ⁽³⁾	Data	_	—	—	_
Sector-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA _X ⁽⁴⁾	30H
Block-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	BA _X ⁽⁴⁾	50H
Chip-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Software ID Entry ^{(5),(6)}	5555H	AAH	2AAAH	55H	5555H	90H	—	—	_	—	—	_
CFI Query Entry ⁽⁵⁾	5555H	AAH	2AAAH	55H	5555H	98H			_	_		_
General CFI Query Mode	55H	98H	_	_	_	_	_	_	_	_	_	_
Software ID Exit ⁽⁷⁾ / CFI Exit	XXH	F0H	_	_	_	_	_	_	_	_	_	_
Software ID Exit ^{(7)/} CFI Exit	5555H	AAH	2AAAH	55H	5555H	F0H	_	_	_	_	_	_

T4.0 25031

1. Address format A_{14} - A_0 (Hex), Addresses A_{MS} - A_{15} can be V_{IL} or V_{IH} , but no other value, for the Command sequence. A_{MS} = Most significant address

 $A_{MS} = A_{18}$ for SST39WF800B

- 2. $DQ_{15}\text{-}DQ_8$ can be V_{IL} or $V_{IH},$ but no other value, for the Command sequence
- 3. WA = Program word address
- 4. SA_X for Sector-Erase; uses $A_{MS}\text{-}A_{11}$ address lines
- BA_X for Block-Erase; uses A_{MS} - A_{15} address lines
- 5. The device does not remain in Software Product ID mode if powered down.
- 6. With A_{MS} - A_1 = 0; Manufacturer's ID = 00BFH, is read with A_0 = 0,
 - SST39WF800B Device ID = 273EH, is read with $A_0 = 1$.
- 7. Both Software ID Exit operations are equivalent



Data Sheet

Table 5: CFI Query Identification String⁽¹⁾ for SST39WF800B

Address	Data	Data
10H	0051H	Query Unique ASCII string "QRY"
11H	0052H	
12H	0059H	
13H	0001H	Primary OEM command set
14H	0007H	
15H	0000H	Address for Primary Extended Table
16H	0000H	
17H	0000H	Alternate OEM command set (00H = none exists)
18H	0000H	
19H	0000H	Address for Alternate OEM extended Table (00H = none exits)
1AH	0000H	

1. Refer to CFI publication 100 for more details.

T5.0 25031

Table 6: System Interface Information for SST39WF800B

Address	Data	Data	
1BH	0016H	V _{DD} Min (Program/Erase)	
		DQ ₇ -DQ ₄ : Volts, DQ ₃ -DQ ₀ : 100 millivolts	
1CH	0020H	V _{DD} Max (Program/Erase)	
		DQ ₇ -DQ ₄ : Volts, DQ ₃ -DQ ₀ : 100 millivolts	
1DH	0000H	V_{PP} min (00H = no V_{PP} pin)	
1EH	0000H	V _{PP} max (00H = no V _{PP} pin)	
1FH	0005H	Typical time out for Word-Program $2^{N} \mu s$ ($2^{5} = 32 \mu s$)	
20H	0000H	Typical time out for min size buffer program 2^{N} μs (00H = not supported)	
21H	0005H	Typical time out for individual Sector/Block-Erase 2 ^N ms (2 ⁵ = 32 ms)	
22H	0007H	Typical time out for Chip-Erase 2 ^N ms (2 ⁷ = 128 ms)	
23H	0001H	Maximum time out for Word-Program 2^{N} times typical ($2^{1} \times 2^{5} = 64 \mu s$)	
24H	0000H	Maximum time out for buffer program 2 ^N times typical	
25H	0001H	Maximum time out for individual Sector/Block-Erase 2^{N} times typical ($2^{1} \times 2^{5} = 64$ ms)	
26H	0001H	Maximum time out for Chip-Erase 2^{N} times typical ($2^{1} \times 2^{7} = 256 \text{ ms}$)	

T6.0 25031



Data Sheet

Table 7: Device Geometry Information for SST39WF800B

Address	Data	Data
27H	0014H	Device size = 2^{N} Byte (14H = 20; 2^{20} = 1 MByte)
28H	0001H	Flash Device Interface description; 0001H = x16-only asynchronous interface
29H	0000H	
2AH	0000H	Maximum number of byte in multi-byte write = 2^{N} (00H = not supported)
2BH	0000H	
2CH	0002H	Number of Erase Sector/Block sizes supported by device
2DH	00FFH	Sector Information (y + 1 = Number of sectors; z x 256B = sector size)
2EH	0000H	y = 255 + 1 = 256 sectors (00FFH = 255)
2FH	0010H	
30H	0000H	z = 16 x 256 Bytes = 4 KByte/sector (0010H = 16)
31H	000FH	Block Information (y + 1 = Number of blocks; z x 256B = block size)
32H	0000H	y = 15 + 1 = 16 blocks (000FH = 15)
33H	0000H	
34H	0001H	z = 256 x 256 Bytes = 64 KByte/block (0100H = 256)

T7.0 25031



Data Sheet

Electrical Specifications

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to V _{DD} +0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	2.0V to V _{DD} +2.0V
Voltage on A_9 Pin to Ground Potential	0.5V to 11V
Package Power Dissipation Capability (T _A = 25°C)	1.0W
Surface Mount Solder Reflow Temperature ⁽¹⁾	260°C for 10 seconds
Output Short Circuit Current ⁽²⁾	50 mA

- 1. Excluding certain with-Pb 32-PLCC units, all packages are 260°C capable in both non-Pb and with-Pb solder versions. Certain with-Pb 32-PLCC package types are capable of 240°C for 10 seconds; please consult the factory for the latest information.
- 2. Outputs shorted for no more than one second. No more than one output shorted at a time.

Table 8: Operating Range

Range	Ambient Temp	V _{DD}
Commercial	0°C to +70°C	1.65-1.95V
Industrial	-40°C to +85°C	1.65-1.95V

T8.1 25031

Table 9: AC Conditions of Test⁽¹⁾

Input Rise/Fall Time	Output Load		
5ns	C _L = 30 pF		

1. See Figures 16 and 17.

T9.1 25031



Data Sheet

Power-Up Specifications


All functionalities and DC specifications are specified for a V_{DD} ramp rate *faster* than 1V per 100 ms (0V to 1.8V in less than 180 ms). In addition, a V_{DD} ramp rate *slower* than 1V per 20 µs is recommended. See Table 10 and Figure 4 for more information.

Table 10: Recommended System Power-up Timings

Symbol	Parameter	Minimum	Units
T _{PU-READ} ⁽¹⁾	V _{DD} Min to Read Operation	100	μs
T _{PU-WRITE} ⁽¹⁾	V _{DD} Min to Write Operation	100	μs

T10.0 25031 1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

Figure 4: Power-Up Reset Diagram





Data Sheet

DC Characteristics

		Limits			
Symbol	Parameter	Min	Max	Units	Test Conditions
	Power Supply Current		_	_	Address input=V _{ILT} /V _{IHT} , at f=5 MHz, V _{DD} =V _{DD} Max
I _{DD}	Read	—	15	mA	CE#=V _{IL} , OE#=WE#=V _{IH} , all I/Os open
	Program and Erase		20	mA	CE#=WE#=V _{IL} , OE#=V _{IH}
I _{SB}	Standby V _{DD} Current ⁽²⁾		40	μA	CE#=V _{DD} , V _{DD} =V _{DD} Max
ILI	Input Leakage Current	_	1	μA	V _{IN} =GND to V _{DD} , V _{DD} =V _{DD} Max
I _{LO}	Output Leakage Current	_	1	μA	V _{OUT} =GND to V _{DD} , V _{DD} =V _{DD} Max
VIL	Input Low Voltage		$0.2V_{DD}$	_	V _{DD} =V _{DD} Min
V _{IH}	Input High Voltage	$0.8V_{DD}$	—	V	V _{DD} =V _{DD} Max
V _{OL}	Output Low Voltage	_	0.1	V	I _{OL} =100 μA, V _{DD} =V _{DD} Min
V _{OH}	Output High Voltage	V _{DD} -0.1	_	V	I _{OH} =-100 μA, V _{DD} =V _{DD} Min
T11.0 25031					

Table 11: DC Operating Characteristics, $V_{DD} = 1.65V-1.95V^{(1)}$

1. Typical conditions for the Active Current shown on the front page of the data sheet are average values at 25°C (room temperature), and V_{DD} = 1.8V. Not 100% tested.

 40 μA is the maximum I_{SB} for all SST39WF800B commercial grade devices. 40 μA is the maximum I_{SB} for all 39WF800A industrial grade devices. For all SST39WF800B commercial and industrial devices, I_{SB} typical is under 5 μA.

Table 12: Capacitance (T _A = 25°C, f=1 MHz, o
--

Parameter	Description	Test Condition	Maximum
C _{I/O} ⁽¹⁾	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C _{IN} ⁽¹⁾	Input Capacitance	V _{IN} = 0V	6 pF
			T12.0 25031

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END} ^{(1),(2)}	Endurance	10,000	Cycles	JEDEC Standard A117
T _{DR} ⁽¹⁾	Data Retention	100	Years	JEDEC Standard A103
I _{LTH} ⁽¹⁾	Latch Up	100 + I _{DD}	mA	JEDEC Standard 78
				T13.0 25031

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

 N_{END} endurance rating is qualified as a 10,000 cycle minimum for the whole device. A sector- or block-level rating would result in a higher minimum specification.



Data Sheet

AC Characteristics

Table 14: Read Cycle Timing Parameters

		70 ns		
Symbol	Parameter	Min	Max	Units
T _{RC}	Read Cycle Time	70	—	ns
T _{CE}	Chip Enable Access Time	—	70	ns
T _{AA}	Address Access Time	—	70	ns
T _{OE}	Output Enable Access Time	—	35	ns
T _{CLZ} ⁽¹⁾	CE# Low to Active Output	0	—	ns
T _{OLZ} ⁽¹⁾	OE# Low to Active Output	0	—	ns
T _{CHZ} ⁽¹⁾	CE# High to High-Z Output	—	40	ns
T _{OHZ} ⁽¹⁾	OE# High to High-Z Output	—	40	ns
T _{OH} ⁽¹⁾	Output Hold from Address Change	0	—	ns
	÷	-	•	T14.0 2503

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.


Symbol	Parameter	Min	Max	Units
T _{BP}	Word-Program Time		40	μs
T _{AS}	Address Setup Time	0	_	ns
T _{AH}	Address Hold Time	50	_	ns
T _{CS}	WE# and CE# Setup Time	0	_	ns
T _{CH}	WE# and CE# Hold Time	0	—	ns
T _{OES}	OE# High Setup Time	0	—	ns
T _{OEH}	OE# High Hold Time	10	_	ns
T _{CP}	CE# Pulse Width	50	—	ns
T _{WP}	WE# Pulse Width	50	—	ns
T _{WPH} ⁽¹⁾	WE# Pulse Width High	30	_	ns
T _{CPH} ⁽¹⁾	CE# Pulse Width High	30	—	ns
T _{DS}	Data Setup Time	50	—	ns
T _{DH} ⁽¹⁾	Data Hold Time	0	—	ns
T _{IDA} ⁽¹⁾	Software ID Access and Exit Time		150	ns
T _{SE}	Sector-Erase	—	50	ms
T _{BE}	Block-Erase	—	50	ms
T _{SCE}	Chip-Erase	_	200	ms


Table 15: Program/Erase Cycle Timing Parameters

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.




Data Sheet











Data Sheet







Figure 8: Data# Polling Timing Diagram





Data Sheet






Figure 9: Toggle Bit Timing Diagram







Data Sheet





Figure 11: WE# Controlled Block-Erase Timing Diagram







Data Sheet






Figure 13: Software ID Entry and Read









Data Sheet


Figure 15: Software ID Exit/CFI Exit






Data Sheet











Data Sheet








Data Sheet


Figure 19: Wait Options






Data Sheet

Figure 20: Software ID/CFI Command Flowcharts





Data Sheet



Note:


X can be $V_{\mbox{\scriptsize IL}}$ or $V_{\mbox{\scriptsize IH}},$ but no other value.

1344 F19.0



Data Sheet

Product Ordering Information



1. Environmental suffix "E" denotes non-Pb solder. Non-Pb solder devices are "RoHS Compliant".

Valid combinations for SST39WF800B


SST39WF800B-70-4C-B3KE SST39WF800B-70-4C-MAQE SST39WF800B-70-4I-B3KE SST39WF800B-70-4I-MAQE

Note: Valid combinations are those products in mass production or will be in mass production. Consult your Microchip sales representative to confirm availability of valid combinations and to determine availability of new combinations.




Data Sheet

Packaging Diagrams




Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Data Sheet

Figure 23:48-Ball Very-Very-Thin-Profile, Fine-Pitch Ball Grid Array (WFBGA) 4mm x 6mm SST Package Code: MAQ







Data Sheet

Table 16: Revision History

Number	Description	Date
00	Initial release of data sheet	Feb 2007
01	Added "Power-Up Specifications" on page 14	Jul 2007
	Removed the M2QE and MBQE packages	
	Added Y1QE package information	
02	• EOL of all Y1QE parts. Replacement parts are MAQE parts listed in this document.	Dec 2009
	 Added information for the MAQE and CAQE packages. 	
А	Applied new document format	Aug 2011
	Released document under letter revision system	
	Updated spec number from S71344 to DS25031	
В	 Removed C2QE and CAQE packages. Refer to EOL notification CYER-19JYJE575. 	August 2023

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https:// www.microchip.com/en-us/support/design-help/client-supportservices.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSE-QUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2007-2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-2708-1

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200 Malaysia - Kuala Lumpur

Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Netherlands - Drunen Tel: 31-416-690399

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

Thailand - Bangkok

Tel: 66-2-694-1351