

ATA8510/15 Industrial Data Sheet

Introduction

The ATA8510/15 is a highly integrated, low-power, Ultra-High Frequency (UHF) Amplitude Shift Keying (ASK)/ Frequency Shift Keying (FSK) Radio Frequency (RF) transceiver with an integrated AVR microcontroller. The ATA8510/15 is divided into three sections:

- RF front-end
- Digital baseband
- Low-power 8-bit AVR microcontroller

The product is designed for the Industrial Scientific and Medical (ISM) frequency bands ranging from 310-318 MHz, 418-477 MHz and 836-956 MHz. The external part count is kept to a minimum due to the very high level of integration in this device. By combining outstanding RF performance with highly sophisticated baseband signal processing, robust wireless communication can be easily achieved. The receive path uses a low-IF architecture with an integrated double quadrature receiver and digitized IF processing. This results in high image rejection and excellent blocking performance. The transmit path uses a closed loop fractional-N modulator with Gauss shaping and pre-emphasis functionality for high data rates. In addition, highly flexible and configurable baseband signal processing allows the transceiver to operate in several scanning, wake-up and automatic self-polling scenarios. For example, during polling, the IC can scan for specific message content (IDs) and save valid telegram data in the FIFO buffer for later retrieval. The device integrates two receive paths that enable a parallel search for two telegrams with different modulations, data rates, wake-up conditions and more.

The ATA8510/15 implements a flexible service configuration concept and supports up to 15 channels. The channels are grouped into five service configurations with three channels each. Three service configurations are located in the EEPROM. Two service configurations are located in the Static Random Access Memory (SRAM) to allow On-the-Fly (OTF) modifications during IDLEMode via Serial Programming Interface (SPI) commands or application software. The application software is located in the Flash for the ATA8510. Highly configurable and autonomous scanning capability enables flexible polling scenarios with up to 15 channels. The configuration of the transceiver is stored in a 1024-byte EEPROM. The SPI interface enables external control and device reconfiguration.

Device	Firmware ROM	User Flash	User ROM
ATA8510	24 Kbytes	20 Kbytes	—
ATA8515	24 Kbytes	—	—

In the ATA8510, use the internal microcontroller with the 20-Kbyte user Flash to add custom extensions to the firmware. The ATA8515 embeds only the firmware ROM without the user memory.

The debugWIRE and the In-System Programming (ISP) interface are available for programming purposes.

Compatibility to the ATA8210/15 and the ATA8710

The ATA8510/15 is pin-to-pin compatible with the ATA8210/15 receivers and the ATA8710 transmitter. The RX performance of the receivers and TX performance of the transmitter matches with the transceivers.

Features

- AVR microcontroller core with 1-Kbyte SRAM and 24-Kbyte RF library in firmware (ROM)
- ATA8510 20-Kbyte of user Flash
- ATA8515 No user memory RF library in firmware only
- Supported frequency ranges
 - Low-band 310-318 MHz, 418-477 MHz
 - High-band 836-956 MHz
 - 315.00 MHz/433.92 MHz/868.30 MHz and 915.00 MHz with one 24.305 MHz crystal
- Low current consumption
 - 9.8 mA for RXMode (Low-Band), 1.2 mA for 21 ms cycle three-channel polling
 - 9.4 mA/13.8 mA for TXMode (Low-Band, $P_{OUT} = 6 \text{ dBm}/10 \text{ dBm}$)
- Typical OFFMode current of 5 nA (maximum 600 nA at Vs = 3.6V and T = 85°C)
- Programmable output power -12 dBm to +14.5 dBm (0.4 dB step)
- Supports the 0 dBm class of ARIB STD-T96
- ASK shaping to reduce the spectral bandwidth of modulated PA output signal
- Input 1 dB compression point
 - -48 dBm (full sensitivity level)
 - 20 dBm (active antenna damping)
- Programmable channel frequency with fractional-N PLL
 - 93 Hz resolution for Low-Band
 - 185 Hz resolution for High-Band
- FSK deviation ±0.375 kHz to ±93 kHz
- FSK sensitivity (Manchester coded) at 433.92 MHz
 - -108.5 dBm at 20 Kbit/s, Δf = ±20 kHz and BW $_{\rm IF}$ = 165 kHz
 - -111 dBm at 10 Kbit/s, $\Delta f = \pm 10$ kHz and BW_{IF} = 165 kHz
 - -~ -114 dBm at 5 Kbit/s, Δf = ±5 kHz and BW_{IF} = 165 kHz
 - -122.5 dBm at 0.75 Kbit/s, $\Delta f = \pm 0.75$ kHz and BW_{IF} = 25 kHz
- ASK sensitivity (Manchester coded) at 433.92 MHz
 - 110.5 dBm at 20 Kbit/s BW_{IF} = 80 kHz
 - -125 dBm at 0.5 Kbit/s BW_{IF} = 25 kHz
- Programmable RX-IF bandwidth 25 kHz to 366 kHz (approximately 10% steps)
- Blocking (BW_{IF} = 165 kHz): 64 dBc at frequency offset = 1 MHz and 48 dBc at 225 kHz
- High image rejection: 55 dB at 315 MHz/433.92 MHz and 47 dB at 868.3 MHz/915 MHz without calibration
- Supported data rate in buffered mode 0.5 Kbit/s to 80 Kbit/s (120 Kbit/s NRZ)
- · Supports pattern-based wake-up and start of frame identification
- Flexible service configuration concept with on-the-fly (OTF) modification (in IDLEMode) of SRAM service parameters (data rate, ...)
 - Each service consists of
 - One service-specific configuration part
 - Three channel-specific configuration parts
 - Three service configurations are located in EEPROM
 - Two service configurations are located in SRAM and can be modified via SPI or embedded application software
- Digital RSSI with very high relative accuracy of ±1 dB thanks to digitized IF processing
- · Programmable clock output derived from crystal frequency
- 1024-byte EEPROM data memory for transceiver configuration
- SPI interface for RX/TX data access and transceiver configuration
- 500-Kbit SPI data rate for short periods on the SPI bus and host controller
- · On demand services (SPI or API) without polling or telegram reception

- Integrated temperature sensor
- · Self-check and calibration with temperature measurement
- · Configurable EVENT signal indicates the status of the IC to an external microcontroller
- · Automatic antenna tuning at TX center frequency for loop antenna
- Automatic low-power channel polling
- Flexible polling configuration concerning timing, order and participating channels
- Fast RX/TX reaction time
- Power-up (typical 1.5 ms OFFMode -> TXMode, OFFMode -> RXMode)
- RXMode <-> TXMode switching (typical 500 µs)
- Supports mixed ASK/FSK telegrams
- Non-byte aligned data reception and transmission
- Software customization
- Antenna diversity with external switch via GPIO control
- Antenna diversity with internal SPDT switch
- Supply voltage ranges from 1.9-3.6V and 2.4-5.5V
- Temperature range -40°C to +85°C
- ESD protection at all pins (±4 kV HBM, ±200V MM, ±750V FCDM)
- Small 5 x 5 mm QFN32 package/pitch 0.5 mm
- Suitable for applications governed by EN 300 220 and FCC part 15, title 47

Table of Contents

Intr	oductic	n	1
Fea	tures		2
1.	Quick	References	6
	1.1.	Reference Documentation	6
	1.2.	Acronyms and Abbreviations	6
2.	Gene	al Product Description	7
	2.1.	System Overview	7
	2.2.	Pinning	8
	2.3.	Typical Applications	. 11
3.	Syste	m Functional Description	.16
	3.1.	Overview	16
	3.2.	Operating Modes Overview	.18
4.	Hardv	/are	.21
	4.1.	Overview	21
	4.2.	Receive Path	.22
	4.3.	Transmit Path Overview	.24
	4.4.	AVR Controller	.25
	4.5.	Power Management Overview	27
5.	Electr	cal Characteristics	.29
	5.1.	ESD Protection Circuits	.29
	5.2.	Absolute Maximum Ratings	.30
	5.3.	Thermal Resistance	30
	5.4.	Supply Voltages and Current Consumption	30
	5.5.	RF Receiving Characteristics	.32
	5.6.	RF Transmit Characteristics	.40
	5.7.	Oscillators and CLK_OUT	
	5.8.	I/O Characteristics for Ports PB0 to PB7 and PC0 to PC5	.45
6.	Order	ing Information	48
7.	Packa	ge Information	49
	7.1.	ATA8510/15 Packaging Information	.49
8.	Docur	nent Revision History	.53
Mic	rochip	Information	. 54
		licrochip Website	
		ct Change Notification Service	
	Custo	mer Support	. 54
	Micro	chip Devices Code Protection Feature	. 54
	Legal	Notice	54
	Trade	marks	55

Quality Management System	56
Worldwide Sales and Service	57

1. Quick References

1.1 Reference Documentation

For more details, refer to the following document:

• ATA8510/15 Industrial User's Guide (DS50003142)

1.2 Acronyms and Abbreviations


Table 1-1. Acronyms and Abbreviations

Acronyms and Abbreviations	Description
ADC	Analog-to-Digital Converter
ASK	Amplitude Shift Keying
DSP	Digital Signal Processing
EEPROM	Electrical Erasable Programmable Read-Only Memory
FRC	Fast Resistor Capacitor
FSK	Frequency Shift Keying
IF	Intermediate Frequency
ISM	Industrial Scientific and Medical
ISP	In-System Programming
LNA	Low-Noise Amplifier
NRZ	Non-return-to-zero
ООК	On-Off Keying
OTF	On-the-Fly
PA	Power Amplifier
PLL	Phase Locked Loop
RF	Radio Frequency
SPI	Serial Programming Interface
SRAM	Static Random Access Memory
UHF	Ultra-High Frequency
VCO	Voltage Controlled Oscillator
ХТО	Crystal Oscillator

2. General Product Description

2.1 System Overview

Figure 2-1. Circuit Overview



The preceding figure shows an overview of the main functional blocks of the ATA8510/15. External control of the ATA8510/15 is performed through the SPI pins SCK, MOSI, MISO and NSS on port B. The configuration of the ATA8510/15 is stored in the EEPROM and a large portion of the functionality is defined by the firmware located in the ROM and processed by the AVR. An SPI command can trigger the AVR to configure the hardware according to settings that are stored in the EEPROM and start up a given system mode (e.g., RXMode, TXMode or PollingMode). Internal events such as "Start of Telegram" or "FIFO empty" are signaled to an external microcontroller on pin 28 (PB6/EVENT).


During the start-up of a service, the relevant part of the EEPROM content is copied to the SRAM. This allows faster access by the AVR during the subsequent processing steps and eliminates the need to write to the EEPROM during run-time because parameters can be modified directly in the SRAM. As a consequence, the user does not need to observe the EEPROM read/write cycle limitations.

It is important to note that all PWRON and NPWRON pins (PC1..5, PB4, PB7) are active in OFFMode. This means that even if the ATA8510/15 is in OFFMode and the DVCC voltage is switched off, the power management circuitry within the ATA8510/15 biases these pins with VS.

AVR ports can be used as button inputs, external LNA supply voltage (RX_ACTIVE), LED drivers, EVENT pin, switching control for additional SPDT switches, general purpose digital inputs, wake-up inputs, etc. Some functionality of these ports is already implemented in the firmware and can be activated by adequate EEPROM configurations. Other functionality is available only through custom software residing in the 20-Kbyte Flash program memory (ATA8510).

2.2 Pinning

Figure 2-2. Pin Diagram



Note: The exposed die pad is connected to the internal die.

Table 2-1. Pin Description

Pin No.	Pin Name	Туре	Equivalent Circuit	Description
1	RFIN_LB	Analog	RFIN_LB (Pin 1) O	LNA input for Low-Band frequency range (< 500 MHz)
2	RFIN_HB	Analog	RFIN_HB (Pin 2) O	LNA input for High-Band frequency range (> 500 MHz)

ATA8510/15 General Product Description

co	ontinued			
Pin No.	Pin Name	Туре	Equivalent Circuit	Description
3	SPDT_RX	Analog	SPDT_RX SPDT_ANT	RX switch output (damped signal output)
4	SPDT_ANT	Analog	$(Pin \overline{3})$ $(Pin \overline{4})$ $(Pi$	Antenna input (RXMode) and output (TXMode) of the SPDT switch
5	ANT_TUNE	Analog	ANT_TUNE (Pin 5) (Pin	Antenna tuning input
6	SPDT_TX	Analog	See also circuit pin 3 and 4 SPDT_TX (Pin 6) (Pin 6) (Pin 4) (TX mode input of the SPDT switch
7	RF_OUT	Analog	VS (Pin 13) VS_PA (Pin 8)	Power amplifier output
8	VS_PA	Analog	REF (3V) VS_PA ON GND GND GND	 Power amplifier supply 3V application: supply voltage (VS) input 5V application: internal voltage regulator output
9	TEST_EN	_	TEST_EN AVCC DVCC VS (Pin 9) (Pin 12) (Pin 20) (Pin 13) 20 kΩ 20 kΩ 100 kΩ GND GND GND GND GND	Test enable, connected to GND in application

ATA8510/15 General Product Description

20 DVCC — For more details, refer to 5.1. ESD Protection Circuits Digital supply voltage regulator output 21 DGND — For more details, refer to 5.1. ESD Protection Circuits Digital grout 22 PB0 Digital For more details, refer to 5.1. ESD Protection Circuits Digital grout 23 PB1 Digital For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main Alternate :AVR Port B0 ::PCINT0/CLK_OUT 23 PB1 Digital For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main Alternate :AVR Port B1 ::PCINT1/SCK 24 PB2 Digital For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main Alternate :AVR Port B2 ::PCINT2/MOSI (SPI Host Out Client In) 25 PB3 Digital For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main Alternate :AVR Port B3 ::PCINT3/MISO (SPI Host In Client Out) 26 PB4 Digital For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main Alternate :AVR Port B4 ::PCINT3/INED1 (strong high side driver) 27 PB5 Digital For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main	co	ntinued				
11 XTAL2 Analog Image of the second seco		Pin Name	Туре	Equivalent Circuit	Descriptio	n
11 XTAL2 Analog Image of the second se	10	XTAL1	Analog	7(I) LL	Crystal oso	tillator pin 1 (input)
13 VS Analog For more details, refer to 5.1. ESD Protection Circuits Main supply voltage input 14 PC0 Digital For more details, refer to the ATA8510/15 Industrial User's Main Alternate AVR Port C0 Alternate 15 PC1 Digital For more details, refer to the ATA8510/15 Industrial User's Main Alternate AVR Port C1 Alternate 16 PC2 Digital For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main Alternate AVR Port C2 Alternate 17 PC3 Digital For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main Alternate AVR Port C3 Alternate 18 PC4 Digital For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main Alternate AVR Port C3 Alternate 19 PC5 Digital For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main Alternate AVR Port C5 Alternate 20 DVCC - For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main Alternate AVR Port B0 Alternate 21 DOND - For more details, refer to the ATA8510/15	11	XTAL2	Analog		Crystal oso	sillator pin 2 (output)
14 PC0 Digital For more details, refer to the ATA8510/15 Industrial User's Main Alternate JAR Port C0 PCINT8/NRESET/DebugWIRE 15 PC1 Digital For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main Alternate JAR Port C1 Alternate JAR Port C3 Alternate 16 PC2 Digital For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main Alternate JAR Port C3 Alternate 17 PC3 Digital For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main Alternate JAR Port C3 Alternate 18 PC4 Digital For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main Alternate JAR Port C3 Alternate 19 PC5 Digital For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main Alternate JAR Port C5 INPWRONMPCINT19/INT0D_CLK 20 DVCC For more details, refer to 5.1 ESD Protection Circuits Digital gorud Guide (DS50003142) 21 DGND For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main Alternate AVR Port B0 Internate FOR TOCL, OU	12	AVCC	Analog	For more details, refer to 5.1. ESD Protection Circuits	RF front er	nd supply regulator output
Image: Constraint of the second sec	13	VS	Analog	For more details, refer to 5.1. ESD Protection Circuits	Main suppl	ly voltage input
Image: Control of the state	14	PC0	Digital			
Image: Control of the second	15	PC1	Digital			
Image: Constraint of the second sec	16	PC2	Digital			
Image: Constraint of the second stateGuide (DS50003142)AtternateINPWRON4/PCINT12/INT0/TMD/RxD19PC5DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main Alternate:AVR Port C5 :NPWRON5/PCINT13/TRPB/TMDO_CLK20DVCCFor more details, refer to 5.1. ESD Protection CircuitsDigital supply voltage regulator output21DGNDFor more details, refer to 5.1. ESD Protection CircuitsDigital supply voltage regulator output22PB0DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main Alternate:AVR Port B0 :PCINT0/CLK_OUT23PB1DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main :AVR Port B1 :PCINT1/SCK:AVR Port B1 :PCINT2/MOSI (SPI Host Out Client In)24PB2DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main :AVR Port B1 :PCINT2/MOSI (SPI Host Out Client In)25PB3DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main :AVR Port B3 :PCINT2/MOSI (SPI Host In Client Out)26PB4DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main :AVR Port B3 :PCINT3/MISO (SPI Host In Client Out)27PB5DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main :AVR Port B5 :PCINT5/INT1/NSS28PB6DigitalFor more details, refer to the ATA8510/1	17	PC3	Digital			
Image: Constraint of the constra	18	PC4	Digital			
21DGND—For more details, refer to 5.1. ESD Protection CircuitsDigital grout22PB0DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main AlternateAVR Port B0 :PCINT0/CLK_OUT23PB1DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main AlternateAVR Port B1 :PCINT1/SCK24PB2DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main AlternateAVR Port B1 :PCINT1/SCK24PB2DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main AlternateAVR Port B2 :PCINT2/MOSI (SPI Host Out Client In)25PB3DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main AlternateAVR Port B3 :PCINT3/MISO (SPI Host In Client Out)26PB4DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main AlternateAVR Port B4 :PVRON/PCINT4/LED1 (strong high side driver)27PB5DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main Alternate:AVR Port B5 :PCINT5/INT1/NSS28PB6DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main Alternate:AVR Port B7 :NPVRON/PCINT4/LED1 (firmware controlled extr microcontroller event flag)29PB7DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS5000314	19	PC5	Digital			:AVR Port C5 :NPWRON5/PCINT13/TRPB/TMDO_CLK
22PB0DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main Alternate:AVR Port B0 23PB1DigitalFor more details, refer to the ATA8510/15 Industrial User's 	20	DVCC	_	For more details, refer to 5.1. ESD Protection Circuits	Digital sup	ply voltage regulator output
Image: Constraint of the second sec	21	DGND	-	For more details, refer to 5.1. ESD Protection Circuits	Digital grou	und
Image: Constraint of the state of the sta	22	PB0	Digital			
Guide (DS50003142)Alternate:PCINT2/MOSI (SPI Host Out Client In)25PB3DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main Alternate:AVR Port B3 :PCINT3/MISO (SPI Host In Client Out)26PB4DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main Alternate:AVR Port B4 :PWRON/PCINT4/LED1 (strong high side driver)27PB5DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main Alternate:AVR Port B5 :PCINT5/INT1/NSS28PB6DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main Alternate:AVR Port B6 :PCINT5/INT1/NSS29PB7DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main Alternate:AVR Port B7 :NPWRON6/ PCINT7/RX_ACTIVE (strong high side driver)/LED0 (strong low side driver)/LED0 (strong low side driver)	23	PB1	Digital			
Image: Constraint of the second stateGuide (DS50003142)AlternatePEINT3/MISO (SPI Host In Client Out)26PB4DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main AlternateAVR Port B4 :PWRON/PCINT4/LED1 (strong high side driver)27PB5DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main AlternateAVR Port B5 :PCINT5/INT1/NSS28PB6DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main AlternateAVR Port B6 :PCINT5/INT1/NSS29PB7DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main AlternateAVR Port B7 :NPWRON6/ PCINT7/RX_ACTIVE (strong high side driver)/LED0 (strong low side driver)/LED0 (strong low side driver)/LED0 (strong low side driver)	24	PB2	Digital			
Guide (DS50003142)Alternate:PWRON/PCINT4/LED1 (strong high side driver)27PB5DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main Alternate:AVR Port B5 :PCINT5/INT1/NSS28PB6DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main Alternate:AVR Port B6 :PCINT6/EVENT (firmware controlled exter microcontroller event flag)29PB7DigitalFor more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142)Main Alternate:AVR Port B7 :NPWRON6/ PCINT7/RX_ACTIVE (strong high side driver)/LED0 (strong low side driver)	25	PB3	Digital			
Image: Constraint of the state Guide (DS50003142) Alternate :PCINT5/INT1/NSS 28 PB6 Digital For more details, refer to the ATA8510/15 Industrial User's Main Alternate :AVR Port B6 :PCINT6/EVENT (firmware controlled exter microcontroller event flag) 29 PB7 Digital For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main Alternate :AVR Port B7 :NPWRON6/ PCINT7/RX_ACTIVE (strong high side driver)/LED0 (strong low side driver)/LED0 (stro	26	PB4	Digital			:PWRON/PCINT4/LED1 (strong high side
29 PB7 Digital For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main Alternate :PCINT6/EVENT (firmware controlled externic microcontroller event flag) 29 PB7 Digital For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142) Main :AVR Port B7 .:NPWRON6/ PCINT7/RX_ACTIVE (strong low side driver)/LED0 (strog low side driver)/LED0 (strong low side drive	27	PB5	Digital			
Guide (DS50003142) Alternate :NPWRON6/ PCINT7/RX_ACTIVE (strong high side driver)/LED0 (strong low side dr	28	PB6	Digital			:PCINT6/EVENT (firmware controlled external
30 AGND — For more details, refer to 5.1. ESD Protection Circuits Analog ground	29	PB7	Digital			:AVR Port B7 :NPWRON6/ PCINT7/RX_ACTIVE (strong high side driver)/LED0 (strong low side driver)
	30	AGND	—	For more details, refer to 5.1. ESD Protection Circuits	Analog gro	und
31 ATEST_IO2 — — RF front end test I/O 2 connected to GND in application	31	ATEST_IO2	-	-	RF front er	nd test I/O 2 connected to GND in application

co	continued								
Pin No.	Pin Name	Туре	Equivalent Circuit	Description					
32	ATEST_IO1	—	-	RF front end test I/O 1 connected to GND in application					


2.3 Typical Applications

The transceiver is designed to be used in the following application areas:

- Home and building automation
- Wireless sensor networks
- Weather stations
- Battery-operated remote controls
- Smoke detectors
- Wireless alarm and security systems
- Remote control systems, e.g., garage door openers
- Smart RF applications
- Telemetering systems

2.3.1 Typical 3V Application with External Microcontroller

Figure 2-3. Typical 3V Application with External Microcontroller



Note:

1. This connection depends on the setting of the bits VS5V and VS22. For more details, refer to the ATA8510/15 *Industrial User's Guide* (DS50003142).

The preceding figure shows a remote control application circuit with an external host microcontroller for the 315 MHz or 433.92 MHz band running from a 3V lithium cell. The ATA8510/15 stays in OFFMode until NPWRON1 (PC1) is used to wake it up. In OFFMode, the ATA8510/15 draws typically less than 5 nA (600 nA maximum at 3.6V/85°C).

In OFFMode, all the ATA8510/15 AVR ports PB0 – PB7 and PC0 – PC5 are switched to input. PC0 – PC5 and PB7 have internal pull-up resistors ensuring that the voltage at these ports is VS. PB0-PB6 are tri-state inputs and require additional consideration. PB1, PB2 and PB5 have defined voltages because they are connected to the output of the external μ C. PB4 is connected to ground to avoid unwanted power-ups. PB0, PB3 and PB6 do not require external circuitry because the internal circuit avoids transverse currents in OFFMode. The external μ C has to tolerate the floating inputs. Otherwise, additional pull-down resistors are required on these floating lines.


Typically, the key fob buttons are connected to the external μ C, and the ATA8510/15 wake-up is done by pulling NPWRON1 (pin 15) to ground. If there are not enough ports for button inputs on the μ C, it is possible to connect up to four additional buttons to the ports PC2 – PC5. In this case, the occurrence of a port event (button pressed) generates an event on pin 28. The corresponding port event is available in the event registers.

A PCB trace loop antenna is typically used in this type of application. An internal antenna tuning procedure tunes the resonant frequency of this loop antenna to the TX frequency. This is accomplished with an integrated variable capacitor on the ANT_TUNE pin. RF_OUT and RF_IN are optimally matched to the SPDT_TX and SPDT_RX pins of the integrated RX/TX switch. The SPDT_ANT pin has an impedance of 50Ω for both the RX and TX functions. The DC output voltage of the power amplifier is required at the SPDT_TX pin for proper operation. Also, the RFIN pin needs a DC path to ground, which is easily achieved with the matching shunt inductor. The impedance of the loop antenna is transformed to 50Ω with three capacitors, two of them external and one built-in at the ANT_TUNE pin.

Together with the fractional-N PLL within the ATA8510/15, an external crystal is used to fix the RX and TX frequency. Accurate load capacitors for this crystal are integrated to reduce the system part count and cost. Only four supply blocking capacitors are needed to decouple the different supply voltages AVCC, DVCC, VS and VS_PA of the ATA8510/15. The exposed die pad is the RF and analog ground of the ATA8510/15. It is connected directly to AGND via a fused lead. For applications operating in the 868.3 MHz or 915 MHz frequency bands, a High-Band RF input, RFIN_HB, is supplied and must be used instead of RFIN_LB.

The ATA8510/15 is controlled using specific SPI commands via the SPI interface and an internal EEPROM for application-specific configurations.

2.3.2 Typical Stand-Alone Application Figure 2-4. Typical 3V Stand-Alone Application



Note:

1. This connection depends on the setting of the bits VS5V and VS22. For more details, refer to the *ATA8510/15 Industrial User's Guide* (DS50003142).


The preceding figure shows a stand-alone remote control application circuit for 315 MHz or 433.92 MHz running from a 3V lithium cell. The ATA8510 stays in OFFMode until one of the NPWRON ports PC1 – PC5 is pulled to ground level, waking up the circuit. The NPWRON ports PC1 – PC5 have internal 50 k Ω pull-up resistors. If not in use, the user can leave them open.

Use the user application software within the 20-Kbyte Flash (ATA8510) to control the ATA8510 transceiver together with the firmware in the 24-Kbyte ROM. The ATA8515 is not suitable for this application. The RF and decoupling circuitry is similar to Figure 2-3.

In this application, connect an LED to PB7. Alternatively, use an additional wake-up button on PB7 instead of an LED. The user can also connect an LED to PB4.

Note: The additional pull-down resistor connected in parallel is needed to prevent transverse currents in the OFFMode. This special case is only applicable to PB4 because of its active input characteristics (PWRON).

2.3.3 Typical 5V Application Circuit with External Microcontroller Figure 2-5. Typical 5V Application Circuit with External Microcontroller



The preceding figure shows a typical base station side application circuit with an external host μ C running from a 5V voltage regulator. In contrast to the 3V application with external μ C, directly connect the pin PB4 (PWRON) to VS; the ATA8510/15 enters the IDLEMode after power-on. In this configuration, the ATA8510/15 can work autonomously and the μ C stays powered down to keep the current consumption low while remaining sensitive to RF telegrams.


To achieve a low current in IDLEMode, configure the ATA8510/15 in the EEPROM to work with the RC oscillators. Also, configure the ATA8510/15 for autonomous multi-channel and multi-application PollingMode. The external μ C is notified by an event on pin 28 (EVENT) if an appropriate RF message is received. Until this event, the ATA8510/15 periodically switches to RXMode, checks the different services and channels configured in the EEPROM, and returns to power-down while the external host μ C is still in Deep Sleep mode to keep the average current low. Upon valid RF message reception, the embedded receive buffer of the ATA8510/15 contains the message. After which, the transceiver can trigger a wake-up event for the external μ C to retrieve this data for further processing.

In applications using the 2.4-5.5V supply (VS), it is important to note that only the ATA8510/15 ports PB0..PB7, PC0..PC5, and the external host μ C use this supply. The power amplifier of the ATA8510/15 is limited to 3.6V; therefore, an internal LDO delivers a 2.2V or 3.0V supply voltage in TXMode on pin VS_PA. The capacitor on pin VS_PA is needed to stabilize this regulator and decouple the power amplifier supply voltage. The ports PC0..PC5 have internal 50 kΩ pull-up resistors and can be left open. The ANT_TUNE pin must be left open because the application example uses a non-loop antenna.

Independent of the type of application, match the RF_OUT and RF_IN to SPDT_TX and SPDT_RX by absorbing the parasitics of the SPDT switch into the matching network; hence, the SPDT_ANT is a 50Ω RX and TX port. Improve the harmonic suppression by using an optional filter on the antenna side.

For example, if the transmit path uses a SAW filter, the user must ensure that the RF peak voltage on the pins SPDT_ANT and SPDT_TX stays in the range between -0.3V and VS_PA + 0.3V. For more details, refer to 5.6. RF Transmit Characteristics, parameters 12.45 and 12.50.





The preceding figure shows a typical 12V one-wire bus application circuit running from a 5V voltage regulator contained within the LIN transceiver ATA6625 device. In this application, directly connect the pin PB4 (PWRON) to VS; the ATA8510/15 enters the IDLEMode after power-up of the ATA6625 and stays there after the software in the Flash asserts the EN pin on the ATA6625 to HIGH. The system can be completely switched ON or OFF with a command via the one-wire bus. Use this application only when there is a need to separate the external host μ C over a certain distance from the ATA8510/15. In these scenarios, the ATA8510/15 can work autonomously and communicate to the external host μ C via a one-wire bus.

Together with 24-Kbyte ROM firmware, use the application software within the Flash for controlling the ATA8510/15 and the ATA6625. Use a simplified LIN-compliant physical layer for one-wire communication because the ATA8510/15 does not natively support one-wire commands. However, implement the one-wire communication through the use of application Flash software (ATA8510). The ATA8515 is not suitable for this application.

The ports PC0..PC2 have internal 50-k Ω pull-up resistors and can be left open. However, connect the ports PB1, PB2 and PB5 to ground. The ANT_TUNE pin must be left open because the application example uses a non-loop antenna. For more details regarding the use of a 2.4-5.5V supply and its distribution within the ATA8510/15, refer to 2.3.3. Typical 5V Application Circuit with External Microcontroller.

3. System Functional Description

3.1 Overview

3.1.1 Service-Based Concept

The ATA8510/15 is a highly configurable UHF transceiver. The configuration is stored in an internal 1024 byte EEPROM. The system control is performed by firmware. General chip-wide settings are loaded from the EEPROM to hardware registers during system initialization. During the start-up of a transmit or receive mode, the specific settings are loaded from the EEPROM or SRAM to the current service in the SRAM and from there, to the corresponding hardware registers.

A complete configuration set of the transceiver is called "service" and includes RF settings, demodulation settings and telegram handling information. Each service contains three channels that differ in the RF receive or transmit frequencies.

The ATA8510/15 supports five services that can be configured in various ways to meet customer requirements. Three service configurations are located in the EEPROM space. They are fixed configurations that must not be changed during run-time.


Two service configurations are located in the SRAM space and can be modified by USER SW in a Flash application or by an SPI command during IDLEMode.


A service consists of:

- One service-specific configuration part
- Three channel-specific configuration parts

Further configurations for PollingMode and RSSI are available and can be modified in IDLEMode via an SPI command and/or User SW.

The following figure shows an overview of the service-based concept.





3.1.2 Supported Telegrams

3.1.2.1 Telegram Structure

The ATA8510/15 supports the transmission and reception of a wide variety of telegrams and protocols. Generally, no special structure is required from a telegram to be received or transmitted by the ATA8510/15. However, designated hardware and software features are built in for the blocks that are depicted in the following figure. Using this structure or parts of it can increase the sensitivity and robustness of the broadcast.

Figure 3-2. Telegram Structure

	Desync	Preamble	Data Payload	Checksum	Stop Sequence
--	--------	----------	--------------	----------	---------------

Desync:

The de-synchronization is usually a coding violation with a length of several symbols that provokes a defined restart of the receiver. The use of a de-synchronization leads to more deterministic receiver behavior, reducing the required preamble length. This can be favorable in timing-critical and energy-critical applications.

Preamble:

The preamble is a pattern that is sent before the actual data payload to synchronize the receiver and provide the starting point of the payload. A very regular pattern (e.g., 1-0-1-0...) is recommended for synchronization ("wake-up pattern, WUP", sometimes also called "pre-burst") while a unique, well-defined pattern of up to 32 symbols is required

to mark the start of the data payload ("start frame identifier, SFID" or "start bit"). In polling scenarios, the WUP can be tens or hundreds of ms long.

Data Payload:

The data payload contains the actual information content of the telegram. It can be NRZ or Manchester-coded. The length of the payload is application-dependent, typically 1..64 bytes.

Checksum:

A checksum can be calculated across the data payload to verify that the data were received correctly. A typical example is an 8-bit CRC checksum. Data bits at the beginning of the payload can be excluded from the CRC calculation.

Stop Sequence:

The stop sequence is a short data pattern (typically 2 to 6 symbols) to mark the end of the telegram. A coding violation can be used to prevent additional (non-deterministic) data from being received.

3.1.2.2 NRZ and Manchester Coding

Within this document the following wording is used:

The expression data "bit" describes the real information content that will be broadcast. This information can be coded in "symbols" (sometimes also called "chips") that are then physically transmitted from sender to receiver. The receiver has to decode the "symbols" back into data "bits" to access the information. The "symbol rate" is, therefore, always greater than or equal to the "bit rate".

The ATA8510/15 supports two coding modes: Manchester coding and non-return-to-zero (NRZ) coding. NRZ coding is implemented in a straightforward manner: one bit is represented by one symbol.

Manchester coding implements two symbols per data bit. There is always a transition between the two symbols of one data bit so that one data bit always consists of a '0' and a '1'. The polarity can be either way, as shown in the following figure.




Figure 3-3. Manchester Code

Manchester coding has many advantages, such as simple clock recovery, no DC component and error detection by code violation. Drawbacks are the coding/decoding effort and the increased symbol rate, which is twice the data rate.

3.2 Operating Modes Overview

This section gives an overview of the operating modes supported by the ATA8510/15 (see the following figure).




Figure 3-4. Operating Modes Overview

After connecting the supply voltage to the VS pin, the ATA8510/15 always starts in OFFMode. Disconnect all internal circuits from the power supply. Therefore, no SPI communication is supported. The user can wake up the ATA8510/15 by activating the PWRON pin or one of the NPWRONx pins. This triggers the power-on sequence. After the system initialization, the ATA8510/15 reaches the IDLEMode.

The IDLEMode is the basic system mode supporting the SPI communication and transitions to all other operating modes. There are two options of the IDLEMode requiring configuration in the EEPROM settings:

- IDLEMode(RC) with low power consumption using the fast RC (FRC) oscillator for processing
- IDLEMode(XTO) with active crystal oscillator for high accuracy clock output or timing measurements

The Transmit mode (TXMode) enables data transmission using the selected service/channel configurations. The Set System Mode SPI command enables the TXMode, or directly after power-on, when selected in the EEPROM setting. For more details, refer to the *ATA8510/15 Industrial User's Guide* (DS50003142).

The Receive mode (RXMode) provides data reception on the selected service/channel configuration. The precondition for data reception is a valid preamble. The receiver continuously scans for a valid telegram and receives the data if all pre-configured checks are successful. The RXMode can be enabled by the Set System Mode SPI command or directly after power-on when selected in the EEPROM setting. For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142).

In PollingMode, the user activates the receiver for a short period of time to check for a valid telegram on the selected service/channel configurations. The user deactivates the receiver if there is no valid telegram and a sleep period with very low power consumption elapses. This process is repeated periodically in accordance with the polling configuration. The initial settings (stored in the EEPROM) are copied to the SRAM during the firmware initialization. This allows modification of the PollingMode timing and service/channel configuration during IDLEMode.

The Tune and Check mode (TCMode) offers a calibration and self-checking functionality for the Voltage Controlled Oscillator (VCO) and Fast Resistor Capacitor (FRC) oscillators as well as for antenna tuning, temperature measurement and polling cycle accuracy. Use the Calibrate and Check SPI command to activate this mode. When selected in the EEPROM settings, use the tune and check tasks during the system initialization after the power-on. Furthermore, the user can activate them periodically during PollingMode. For more details, refer to the ATA8510/15 Industrial User's Guide (DS50003142).

The following table shows the relations between the operating modes and their corresponding power supplies, clock sources and Sleep mode settings.

Operation Mode	AVR Sleep Mode	DVCC	AVCC	VS_PA	хто	SRC	FRC
OFFMode	-	OFF	OFF	OFF	OFF	OFF	OFF
IDLEMode(RC)	Active mode Power-down ⁽¹⁾	ON	OFF OFF	OFF OFF	OFF OFF	ON ON	ON OFF
IDLEMode(XTO)	Active mode Power-down ⁽¹⁾		ON ON	OFF OFF	ON ON	ON ON	OFF OFF
TXMode	Active mode		ON	ON ⁽²⁾	ON	ON	OFF
RXMode	Active mode		ON	OFF	ON	ON	OFF
PollingMode(RC) Active period Sleep period 	Active mode Power-down ⁽¹⁾		ON OFF	OFF OFF	ON OFF	ON ON	ON OFF
PollingMode(XTO)Active periodSleep period	Active mode Power-down ⁽¹⁾		ON ON	OFF OFF	ON ON	ON ON	OFF OFF

Table 3-1. Operating Modes versus Power Supplies and Oscillators

Notes:


- 1. During the IDLEMode(RC) and the IDLEMode(XTO), the AVR microcontroller enters into Sleep mode to reduce current consumption. The Sleep mode of the microcontroller section can be defined in the EEPROM. The Power-down mode is recommended for keeping current consumption low.
- 2. Only activated in the 5V application after setting the VS5V bit. This is selectable in the EEPROM setting. For more details, refer to the *ATA8510/15 Industrial User's Guide* (DS50003142).

4. Hardware

4.1 Overview

The ATA8510/15 consists of an analog front end, digital signal processing blocks (DSP), an 8-bit AVR sub-system and various supply modules such as oscillators and power regulators. A hardware block diagram of the ATA8510/15 shows in the following figure.

Figure 4-1. Block Diagram



(1) 20kByte Flash for ATA8510, no user memory for ATA8515

Together with the fractional-N PLL, the crystal oscillator (XTO) generates the local oscillator (LO) signal for the mixer in RXMode. The RF signal comes either from the Low-Band input (RFIN_LB) or from the High-Band input (RFIN_HB) and is amplified by the low-noise amplifier (LNA) and down-converted by the mixer to the intermediate frequency (IF) using the LO signal. A 10 dB IF amplifier with low-pass filter characteristic is used to achieve enhanced system sensitivity without affecting blocking performance.

After the mixer, the IF signal is sampled using a high-resolution analog-to-digital converter (ADC).

Within the RX digital signal processing (RX DSP), the received signal from the ADC is filtered by a digital channel filter and demodulated. Two data receive paths, path A and path B, are included in the RX DSP after the digital channel filter. In addition, the receive path can be configured to provide the digital output of an internal temperature sensor $(\text{Temp}(\vartheta))$.

In TXMode, the fractional-N PLL generates the TX frequency. The power amplifier (PA) generates an RF output power signal programmable from -10 dBm to +14 dBm at RF_OUT. The FSK modulation is performed by changing the frequency setting of the fractional-N PLL dynamically with TX digital signal processing (TX DSP). Digital preemphasis and digital Gauss filtering can be activated in the TX DSP to achieve higher data rates or reduce occupied bandwidth. The ASK modulation is performed by switching the power amplifier on and off. An ASK shaping filter is available to reduce the transmitted bandwidth of the modulated PA output signal. The shaping filter can also be used at the start and end of an FSK transmission.

With the single pole double throw (SPDT) switch, the RF signal from the antenna is switched to RFIN in RXMode and from RF_OUT to the antenna in TXMode. An adjustable capacitor and an RF level detector on ANT_TUNE are used to tune the center frequency of loop antennas to reduce tolerances and capacitive proximity effects.

The system is controlled by an AVR CPU with 24 KB firmware ROM and 20 KB user Flash for the ATA8510. 1024-byte EEPROM, 1024-byte SRAM and other peripherals are supporting the transceiver handling. Two GPIO ports, PB[7:0] and PC[5:0], are available for external digital connections, for example, as an alternate function the SPI interface is connected to port B. The ATA8510/15 is controlled by the EEPROM configuration and SPI commands and the functional behavior is mainly determined by firmware in the ROM. Much of the configuration can be modified by the EEPROM settings. The firmware running on the AVR gives access to the hardware functionality of the ATA8510/15. Extensions to this firmware can be added in the 20 KB of Flash memory for the ATA8510. The RX DSP and TX DSP registers are addressed directly and accessible from the AVR. A set of sequencer state machines is included to perform RX and TX path operations (such as enable, disable, receive, transmit) which require a defined timing parallel to the AVR program execution.

The power management contains low-dropout (LDO) regulators and reset circuits for the supply voltages VS, AVCC, DVCC and VS_PA of the ATA8510/15. In OFFMode, all the supply voltages AVCC, DVCC and VS_PA (only use VS_PA for 2.5-5.5V operation) are switched off to achieve very low current consumption. The ATA8510/15 can be powered up by activating the PWRON pin or one of the NPWRON[6:1] pins because they are still active in OFFMode. The AVCC domain can be switched on and off independently from DVCC. The ATA8510/15 includes two idle modes. In IDLEMode(RC), only the DVCC voltage regulator, the FRC and SRC oscillators are active, and the AVR uses a power-down mode to achieve low current consumption. The same power-down mode can be used during the inactive phases of the PollingMode. In IDLEMode(XTO), the AVCC voltage domain as well as the XTO are additionally activated.


An integrated watchdog timer is available to restart the ATA8510/15 when it is not served within the configured time-out period.

4.2 Receive Path

4.2.1 Overview

The receive path consists of a low-noise amplifier (LNA), mixer, IF amplifier, analog-to-digital converter (ADC) and an RX digital signal processor (RX DSP), as shown in the following figure. The fractional-N PLL and the XTO deliver the local oscillator frequency in RXMode. The receive path is controlled by the RF front-end registers.

Figure 4-2. RX Path Overview



Two separate LNA inputs, one for Low-Band and one for High-Band, are provided to obtain optimum performance matching for each frequency range and to allow multi-band applications. A radio frequency (RF) level detector at the LNA output and a switchable damping included into the single-pole double-trough (SPDT) switch is used in the presence of large blockers to achieve enhanced system-blocking performance.

The mixer converts the received RF signal to a low intermediate frequency (IF) of about 250 kHz. A doublequadrature architecture is used for the mixer to achieve high image rejection. Additionally, the third-order suppression of the local oscillator (LO) harmonics makes receiving without a front-end SAW filter less critical, such as in a car key fob application.

An IF amplifier provides additional gain and improves the receiver sensitivity by 2-3 dB. Because of built-in filter function, the in-band compression is degraded by 10 dB, while the out-of-band compression remains unchanged.

The ADC converts the IF signal into the digital domain. Due to the high effective resolution of the ADC, the channel filter and received signal strength indicator (RSSI) can be realized in the digital signal domain. Therefore, no analog gain control (AGC) potentially leading to critical timing issues or analog filtering is required in front of the ADC. This leads to a receiver front end with excellent blocking performance up to the 1 dB compression point of the LNA and mixer, and a steep digital channel filter can be used.

The RX DSP performs the channel filtering and converts the digital output signal of the ADC to the baseband for demodulation. Due to the digital realization of these functions, the RX DSP can be adapted to the needs of many different applications. Channel bandwidth, data rate, modulation type, wake-up criteria, signal checks, clock recovery and many other properties are configurable. The RSSI value is realized completely in the digital signal domain, enabling very high relative and absolute accuracy that is only deteriorated by the gain errors of the LNA, mixer and ADC.

Two independent receive paths, A and B, are integrated in the RX DSP after the channel filter, and allow the use of different data rates, modulation types and protocols without the need to power up the receive path more than once to determine which signal will be received. This results in a reduced polling current in several applications.

The integration of different applications (remote access, temperature sensors and more) into one module is simplified because completely different protocols can be supported and a low polling current is achieved. It is even possible to configure different receive RF bands for different applications by using the two LNA inputs.


4.2.2 RX Digital Signal Processing (RX DSP)

The RX digital signal processing (DSP) block performs the digital filtering, decoding, checking and byte-wise buffering of the RX samples that are derived from the ADC, as shown in the following figure. The RX DSP provides the following outputs:

- Raw demodulated data at the TRPA/B pins
- Decoded data at the TMDO and TMDO_CLK pins
- Buffered data bytes toward the data FIFO and ID check block

 Auxiliary information about the signal such as the received signal strength indication (RSSI) and the frequency offset of the received signal from the selected center frequency (RXFOA/B)

Figure 4-3. RX DSP Overview



The channel filter determines the receiver bandwidth. Its output is used for both receiving paths A and B, making it necessary to configure the filter to match both paths. The receiving paths A and B are identical and consist of an ASK/FSK demodulator with attached signal checks, a frame synchronizer that supports pattern-based searches for the telegram start and a 1-byte hardware buffer with integrated CRC checker for the received data.

Depending on the signal checks, one path is selected that writes the received data to the data FIFO and optionally to the ID check block.

The RSSI values are determined by the demodulator and written via the RSSI buffer to the support FIFO where the latest 16 values are stored for further processing.

4.3 Transmit Path Overview


The ATA8510/15 integrates a transmitter that is capable of sending data with various options:

- Frequency bands: 310-318 MHz, 418-477 MHz and 836-956 MHz
- Data rates up to 80 kBit/s Manchester coding or 120 Ksym/s Non-return-to-zero (NRZ) coding in Buffered and Transparent mode
- ASK or FSK modulation
- Transparent or Buffered mode
- ASK shaping filter
- Gauss-shaping digital filter

This section describes the hardware blocks that are integrated to perform the transmit functionality. For detailed information on system and software flows, refer to the *ATA8510/15 Industrial User's Guide* (DS50003142).

The following figure illustrates the block diagram of transmit data path.

Figure 4-4. Transmit Data Path



The user can select the transmission data source from a register bit. The transparent input pin 18 (TMDI) and the TX modulator fetches the data from the DFIFO and SFIFO.

If ASK/On Off Keying (OOK) modulation is selected, use the data stream to directly switch the power amplifier ON and OFF. The transmitted carrier frequency is set by the PLL frequency synthesizer.

If FSK modulation is selected, use the data stream to switch between two frequencies that are generated by the PLL frequency synthesizer. The power amplifier is constantly on. Use the power ramping (ASK shaping) during ON and OFF switching. To reduce the occupied bandwidth, enable the digital Gauss-shaping filter. For data rates above 20 kHz Manchester or 40 kHz NRZ-coding, enable the digital preemphasis filter to compensate for the Phase Locked Loop (PLL) loop filter.

4.4 AVR Controller


4.4.1 AVR Controller Sub-System Overview

The AVR controller sub-system consists of the AVR CPU core, its program memory and a data bus with data memory and peripheral blocks attached. The receive path and the transmit path also have their user interfaces connected to the data bus.

4.4.2 CPU Core Architectural Overview

This section discusses the AVR core architecture in general. The main function of the CPU core is to ensure correct program execution. For this reason, the CPU core must be able to access memories, perform calculations, control peripherals and handle interrupts.

Figure 4-5. Overview of Architecture



To maximize performance and parallelism, the AVR uses a Harvard architecture with separate memories and buses for program and data. Instructions in the program memory are executed with single-level pipelining. While one instruction is being executed, the next instruction is prefetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is in-system reprogrammable Flash memory and ROM.

The fast-access register file contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This allows a single-cycle arithmetic and logic unit (ALU) operation. In a typical ALU operation, two operands are output from the register file, the operation is executed and the result is stored back in the register file in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for data space addressing, enabling efficient address calculations. One of these address pointers can also be used as an address pointer for Look-up Tables in the Flash program memory. Referred to as 'X', 'Y' and 'Z' registers, these higher 16-bit function registers are described later in this section.

The ALU supports arithmetic and logic operations between registers or between a constant and a register. Single register operations can also be executed in the ALU. After an arithmetic operation, the status register is updated to reflect information about the result of the operation.

The program flow is provided by conditional and unconditional jump and call instructions which are able to directly address the entire address space. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

The program memory space is divided in two sections, the boot program section and the application program section. Both sections have dedicated lock bits for write and read/write protection. The store program memory (SPM) instruction that writes into the application Flash memory section must reside in the boot program section.

During interrupts and subroutine calls, the return address of the program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM; the stack size is, thus, only limited by the total SRAM size and use of the SRAM. All user programs must initialize the stack pointer (SP) in the reset routine before subroutines or interrupts are executed. The SP is read/write accessible in the I/O space. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All interrupts have a separate interrupt vector in the interrupt vector table. The interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address, the higher the priority.

The I/O memory space contains 64 addresses for CPU peripheral functions as control registers, SPI and other I/O functions. The I/O memory can be accessed directly, or as the data space locations following those of the register file, 0x20 - 0x5F. In addition, the circuit has extended I/O space from 0x60 - 0x1FF and SRAM where only the ST/STS/STD and LD/LDS/LDD instructions can be used.

4.5 **Power Management Overview**


The IC has four power domains:

- 1. VS Unregulated battery voltage input
- 2. DVCC Internally regulated digital supply voltage. Typical value is 1.35V.
- 3. AVCC Internally regulated RF front end and XTO supply. Typical value is 1.85V.
- 4. VS_PA Power amplifier supply: Depending on the battery voltage range (VS), the following application modes are available:
 - Connected externally to the battery in 3V applications (VS = VS_PA = 1.9-3.6V)
 - Generated by an internal 3V regulator
 - VS = 3.2-5.5V; VS_PA = 3V
 - VS = 1.9-3.2V; VS_PA = VS 200 mV
 - Generated by an internal 2.2V regulator in 3V/5V applications
 - VS = 2.4-5.5V; VS_PA = 2.2V
 - VS = 1.9-2.4V; VS_PA = VS 200 mV

Operate the ATA8510/15 from VS = 1.9-3.6V (3V application) and from VS = 2.4-5.5V (5V application); program the Operating mode in the SUPCR.PVEN.

ATA8510/15 Hardware







5. Electrical Characteristics


5.1 ESD Protection Circuits

GND is the exposed die pad of the ATA8510/15, which is internally connected to AGND (pin 30). All Zener diodes shown in the following figure (marked as power clamps) are realized with dynamic clamping circuits and not physical Zener diodes. Therefore, DC currents are not clamped to the shown voltages.

Figure 5-1. ATA8510/15 ESD Protection Circuit







5.2 Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 5-1. Absolute Maximum Ratings

Parameters	Symbol	Min.	Max.	Unit
Junction temperature	Tj	—	+150	°C
Storage temperature	Tstg	-55	+125	°C
Ambient temperature	Tamb	-40	+85	°C
Supply voltage	V _{VS}	-0.3	6.0	V
Supply voltage PA (1.93.6V application)	V _{VS_PA}	-0.3	4.0	V
Maximum input level (input matched to 50Ω)	P _{in_max}	_	+10	dBm
ESD (Human Body Model) all pins	НВМ	-4	+4	kV
ESD (Machine Model) all pins	MM	-200	+200	V
ESD (Field Induced Charged Device Model) all pins	FCDM	-750	+750	V
Maximum RF amplitude at pin 5 (ANT_TUNE) ⁽¹⁾	ANTTUNE	—	4.0	Vp
Maximum peak voltage at pin 4 (SPDT_ANT) ⁽¹⁾	SPDTANT	-0.3	VS + 0.3	V
Maximum peak voltage at pin 6 (SPDT_TX) ⁽¹⁾	SPDTTX	-0.3	VS + 0.3	V

Note:

1. The customer application needs to be designed properly.

5.3 Thermal Resistance

Table 5-2. Thermal Resistance Parameters

Parameters	Symbol	Value	Unit
Thermal Resistance, Junction Ambient, Soldered according to JEDEC	R _{th_JA}	35	K/W

5.4 Supply Voltages and Current Consumption

All parameters refer to GND (backplane) and are valid for $T_{amb} = -40^{\circ}$ C to +85°C, $V_{VS} = 1.9-3.6$ V (3V application) and 2.4-5.5V (5V application) over all process tolerances unless otherwise specified. Typical values are given at $V_{VS} = 5$ V, $T_{amb} = 25^{\circ}$ C and for a typical process unless otherwise specified. Crystal oscillator frequency $f_{XTO} = 24.305$ MHz. Standard EEPROM settings are used unless marked with ^{*1}.

Table 5-3. Supply Voltages and Current Consumption

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
1.00	Supply voltage range	3V application ^{*1}	10		1.9	3.0	3.6	v	A
1.00	VS	5V application	13	V _{VS}	2.4	5.0	5.5	V	A
1.05	Supply voltage rise time	_	13	VvS_rise		_	1	V/µs	D
		3V application ^{*1}			1.9	3	3.6		А
1.10	Supply voltage range VS_PA	5V application (1)	8	VVS_PA	—	3	_	V	В
		5V application (2)			_	2.2	_		В
		3V application ^{*1}					_	nA	_
1 20	OFFMode Current	T _{amb} = 25°C	8,13	IOFFMode_3V		_	150		В
1.20	consumption	T _{amb} = 85°C				5	600	ПА	В
		5V application	13	IOFFMode_5V			5000		В
1.30	IDLEMode(RC) Current consumption	SRC active, AVR in Power- down mode, temperature range -40°C to +65°C	13	IDLEMode(RC)		50	90	μA	в
1.40	IDLEMode(XTO) Current consumption	XTO active, AVR in Power- down mode	13	IDLEMode(XTO)		250	400	μA	в
1.60	IDLEMode(XTO) Current consumption	With active CLK_OUT $f_{XTO}/6 = 4.05 \text{ MHz}$ CLOAD_CLK_OUT = 10 pF V _{VS} = 5.5V AVR running with $f_{XTO}/4 = 6.076 \text{ MHz}$	13,22	IDLEMode(XTO)_CLK_OUT2		1.3	2.5	mA	В
		AVR running with fXTO/4				—			—
		f _{RF} = 315 MHz ^{*1}				9.2	12.7		В
1.80	RXMode Current consumption	f _{RF} = 433.92 MHz	13	IRXMode1	_	9.8	13.2	mA	A
	estion in profi	f _{RF} = 868.3 MHz ^{*1}				10.4	14.6		A
		fRF = 915 MHz ^{*1}				10.5	14.7		в

	continued								
No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
		V _{VS} = 3V			_			—	
		P _{out} = +6 dBm				—	—		—
		f _{RF} = 315 MHz ^{*1}				8.9	11		В
		f _{RF} = 433.92 MHz	-			9.4	12		В
		fRF = 868.3 MHz ^{*1}				11.5	14.5		В
	TXMode Current	f _{RF} = 915 MHz ^{*1}				11.7	15		В
		P _{out} = +10 dBm ^{*1}		ITXMode		—	_		_
2.00		f _{RF} = 315 MHz ^{*1}	(7) 0 12			13.1	17	mA	В
2.00	consumption	f _{RF} = 433.92 MHz	(7), 0, 13		-	13.8	18.5		В
		f _{RF} = 868.3 MHz ^{*1}				17.4	22.5		В
		f _{RF} = 915 MHz ^{*1}				17.4	23		В
		$P_{out} = +14 \text{ dBm}^{*1}$				_	_		
		f _{RF} = 315 MHz ^{*1}				24.3	33		В
		f _{RF} = 433.92 MHz				26.3	36		В
		f _{RF} = 868.3 MHz ^{*1}				32.7	45		В
		f _{RF} = 915 MHz ^{*1}				33.5	46		В

Note: ^{*1} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples and D = Design parameter. A pin number in brackets means that they are measured matched to 50Ω on the application board.

5.5 **RF Receiving Characteristics**

All parameters refer to GND (backplane) and are valid for $T_{amb} = -40^{\circ}$ C to +85°C, $V_{VS} = 1.9$ -3.6V (3V application) and 2.4-5.5V (5V application) over all process tolerances unless otherwise specified. Typical values are given at $V_{VS} = 5$ V, $T_{amb} = 25^{\circ}$ C and for a typical process unless otherwise specified. Crystal oscillator frequency $f_{XTO} = 24.305$ MHz. Standard EEPROM settings are used unless marked with ^{*1}.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*				
Freq	Frequency Ranges and Frequency Resolution of PLL for RXMode, TXMode and PollingMode												
3.00	RF operating frequency range 315 MHz Low-band	FECR.LBNHB = 1 FECR.S4N3 = 0	1, 7	f _{Range_LB1_315}	310	315	318	MHz	A				
3.10	RF operating frequency range 433 MHz Low-band	FECR.LBNHB = 1 FECR.S4N3 = 1	1, 7	f _{Range_LB2_433}	418	433.92	477	MHz	в				
3.30	RF operating frequency range High-band	FECR.LBNHB = 0 FECR.S4N3 = 0	2, 7	f _{Range_B4_868}	836	868.3	956	MHz	в				
2 40	Frequency resolution PLL	Low-band f _{XTO} /2 ¹⁸	4.0.7	DE		92.72		Hz	В				
3.40		High-band f _{XTO} /2 ¹⁷	1, 2, 7	DF _{PLL}		185.43		п∠	В				

ATA8510/15

Electrical Characteristics

	continued					1		,				
No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*			
RXMode and PollingMode Receive Characteristics												
IF ba	ndwidth specifications are ex	amples usable for paramete	er extrap	olation if other I	F bandwi	idth valu	ues are	used				
4.00	Receiver 3 dB bandwidth	Programmable digital IF filter	1, 2	BWIF	25		366	kHz	В			
		at 25 kHz IF-BW	_				7		В			
		at 50 kHz IF-BW					14		В			
4.10	ASK and FSK transparent mode data rate Manchester	at 80 kHz IF-BW	1, 2	DR _{TM}	0.25		20	Kbit/s	В			
4.10	mode	at 165 kHz IF-BW	1, 2	DIXTM	0.25		50	NDIU'S	В			
		at 237 kHz IF-BW					80		В			
		at 366 kHz IF-BW					80		В			
4.20	Modulation index FSK	η = frequency_deviation/ symbol_rate recommended	1, 2	η	0.5 0.75	1	360 1.25	_	B B			
	Frequency deviation	Maximum usable frequency deviation is base-band clock dependant f _{DEV_Max} = CLK_BB/8	1, 2		_		_		_			
		at 25 kHz IF-BW			±0.375		±9		В			
4.30		at 50 kHz IF-BW		f _{DEV}	±0.75	-	±18	kHz	В			
		at 80 kHz IF-BW			±1.2		±26		В			
		at 165 kHz IF-BW			±2.5		±60		В			
		at 237 kHz IF-BW			±3.5		±93		В			
		at 366 kHz IF-BW			±5.4		±93		В			
		Used to receive NRZ, Keyloq, PPM, 1/3 2/3 Coded telegrams					_		_			
		at 25 kHz IF-BW					14		В			
4.40	ASK and FSK transparent	at 50 kHz IF-BW	1, 2	SR _{TM_OPT}	0.5		28	Ksym/s	В			
0	mode symbol rate NRZ mode	at 80 kHz IF-BW	. , 2	ONTM_OPT	0.0		40	_ Koyin/o	В			
		at 165 kHz IF-BW					100		В			
		at 237 kHz IF-BW					160		В			
		at 366 kHz IF-BW					160		В			
4.70	Data rate tolerance FSK and ASK	Loss of sensitivity <1 dB	1, 2	DR _{TOL}	-10	—	+10	%	В			

	continued												
No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*				
4.80	Buffered data rate	TMDO output is buffered internally and readout via SPI interface	1, 2	DR _{Buffered}		-							
	Manchester and NRZ mode	Manchester mode	., _	- · · Bulleled	0.25		80	Kbit/s	В				
		NRZ mode			0.5		120	Ksym/s	В				
	FSK Sensitivity level 315MHz/433.92MHz	FSK at 25 kHz IF bandwidth T _{amb} = 25°C	(1), 17, 19	—	-3dB		+3 dB	dBm	_				
4.90		0.75 Kbit/s ± 0.75 kHz		SFSK _{B25_R0.75}		-122.5			В				
	Manchester encoded	5 Kbit/s ± 2.4 kHz		SFSK _{B25_R5_2.4}		-113.5			В				
	Receiving100 bit Packets with 9 of 10 Packets Error Free	FSK at 80 kHz IF bandwidth T _{amb} = 25°C	(1), 17,	_		_							
5.00	or	2.4 Kbit/s ± 2.4 kHz	19	SFSK _{B80_R2_4}	-3 dB	-117	+3 dB	dBm	В				
	BER = 10^-3 Continuous RX	20 Kbit/s ± 20 kHz		SFSK _{B80_R20}	-	-108.5			В				
	measured at TMDO output or buffered via SPI for DR < DR		(1), 17,	_		_	+3 dB	- dBm E					
5.10	Buffered	5 Kbit/s ± 5 kHz	19	SFSK _{B165_R5}	-3 dB	-114			В				
		40 Kbit/s ± 40 kHz		SFSK _{B165_R40}		-105.5			В				

	continued								_
No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
		FSK at 366 kHz IF bandwidth T _{amb} = 25°C	(1), 17,			—			—
5.20		20 Kbit/s ± 20 kHz	19	SFSK _{B366_R20}	-3dB	-107.5	+3 dB	dBm	В
		80 Kbit/s ± 80 kHz		SFSK _{B366_R80}		-100.5			В
5.30		ASK at 25 kHz IF bandwidth (100% ASK level of carrier value) T _{amb} = 25°C	_	_	_	_	+3 dB	dBm	_
		0.5 Kbit/s	(1), 17,	$SASK_{B25_{R0_{5}}}$	-3 dB	-125			В
	ASK Sensitivity level	5 Kbit/s	19	SASK _{B25_R5}	-3 ub	-117.5			В
5.40	315 MHz/433.92 MHz Manchester encoded Receiving 100-bit Packets with 9 of 10 Packets Error	ASK at 80 kHz IF bandwidth (100% ASK level of carrier value) T _{amb} = 25°C	_	_	_	_	_	_	_
	Free	1 Kbit/s	—	SASK _{B80_R1}	-3 dB	-121.5		В	
	or BER = 10^-3 Continuous RX	20 Kbit/s	(1), 17,19	SASK _{B80_R20}		-110.5	+3 dB	dBm	В
5.50	measured at TMDO output or buffered via SPI for DR < DR _{Buffered}	ASK at 165 kHz IF bandwidth (100% ASK level of carrier value) T _{amb} = 25°C	_	_	-3 dB	_	+3 dB	dBm	_
		1 Kbit/s	(1), 17,	SASK _{B165_R1}		-120.5			В
		40 Kbit/s	19	SASK _{B165_R40}		-107.5			В
5.60		ASK at 366 kHz IF bandwidth (100% ASK level of carrier value) T _{amb} = 25°C	(1), 17,19		-3 dB	_	+3 dB	dBm	_
		1 Kbit/s		SASK _{B366_R1}		-118.5			В
		80 Kbit/s		SASK _{B366_R80}		-103.5			В
5.70	Sensitivity change High-band	High-band 868.3 MHz compared to Low-band sensitivity to be added to min/typ/max values of parameters no. 4.90 to 5.6	(2)	ΔS _{HB}	1	1	1	dB	В
		$T_{amb} = -40^{\circ}C \text{ to } +85^{\circ}C$		_	_		—	_	—
5 00	Sensitivity change Full	Low-band ^{*1}	(1)	ΔS_{Tamb_LB}	-1.5		2	dB	С
5.60	ambient temperature range	High-band	(2)	$\Delta S_{Tamb_{HB}}$	-2		3	dB	С
		$S = S_{FSK_{ASK}} + \Delta S$		_	—		—	—	—

	continued											
No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*			
5 00		Compared to Machester NRZ using no more than 8 succeeding '0' or '1' symbols	(1.0)	40	_	_	_	_	_			
5.90	Sensitivity change NRZ	FSK	(1,2)	∆S _{NRZ}	-1	0	2		С			
		ASK			0	2	4	dB	С			
		$S = S_{FSK_{ASK}} + \Delta S$				—	_		_			
	Sensitivity change TRPA/B raw data	Compared to matched filter TMDO signal on pin 17, Manchester encoded	(1,2),			_			_			
6.00		ASK	16, 17, 19	ΔS_{RAW_DATA}	_	2.5	-	dB	В			
		FSK				1.5			В			
		$S = S_{FSK_{ASK}} + \Delta S$							_			
6.20	Sensitivity change for frequency deviations lower than configured	Configured for maximum f_{DEVM} . Sensitivity degradation at $f_{DEVM}/3$ compared to f_{DEVM} , S = $S_{FSK_ASK}+\Delta S$	(1,2)	ΔS _{:fdevM_3}	_	2	3	dB	С			
6.30	Value change from ASK level to OOK level	To calculate OOK values from ASK 100% level of carrier values. For example, 2.4 Kbit at 165 kHz IF bandwidth ASK: 100% level of Carrier – 117 dBm = OOK: -111 dBm $S_{OOK} = S_{ASK}+D_{OOK}$	(1,2)	ΔΟΟΚ	6	6	6	dB	D			

	continued								
No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
				fdist.≥ 50 kHz		40			С
				fdist.≥ 100 kHz	-	46	-		С
		At 25 kHz IF bandwidth, FSK,		fdist.≥ 225 kHz		58			С
6.90		$T_{amb} = 25^{\circ}C$	(1,2)	fdist.≥ 450 kHz		64	-	dBc	С
		2.4 Kbit/s ± 2.4 kHz		fdist.≥ 1 MHz		73			С
				fdist.≥ 4 MHz		78			С
	315MHz/ 433 MHz blocking			fdist.≥10MHz		78			С
	Manchester encoded			fdist. ≥ 150 kHz		45			С
	Useful signal level increased 3 dB above sensitivity level	At 80 kHz IF bandwidth,	(1,2)	fdist. ≥ 225 kHz		52			С
7.00	Blocking measured relative to useful signal level Receiving	FSK,		fdist. ≥ 450 kHz		58		dBc	С
7.00				fdist. ≥ 1 MHz		67		UDC	С
	100-bit Packets with 9 of 10 Packets Error Free			fdist. ≥ 4 MHz		71			С
	or			fdist. ≥ 10 MHz		71			С
	BER = 10^-3 Continuous RX			fdist. ≥ 225 kHz		48			С
	Excluding spurious receiving	At 165 kHz IF		fdist. ≥ 450 kHz		54			С
7.10	frequencies	bandwidth,FSK, T _{amb} = 25°C	(1,2)	fdist. ≥ 1 MHz	_	64	—	dBc	С
		20 Kbit/s ± 20 kHz		fdist.≥ 4 MHz		68			С
				fdist.≥ 10 MHz		68			С
		At 366 kHz IF		fdist. ≥ 500 kHz		55			С
7.20		bandwidth, FSK,	(1,2)	fdist. ≥ 1 MHz		64	_	dBc	С
1.20		$T_{amb} = 25^{\circ}C$	(1,2)	fdist. ≥ 4 MHz		68			С
		20 Kbit/s ± 20 kHz		fdist.≥ 10 MHz		68			С

	continued						1		
No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
				fdist. ≥ 50 kHz		34			С
				fdist.≥ 100 kHz		40			С
		At 25 kHz IF bandwidth, FSK,		fdist. ≥ 225 kHz		52			С
7.30		$T_{amb} = 25^{\circ}C$	(1,2)	fdist. ≥ 450 kHz	_	58		dBc	С
		2.4 Kbit/s ± 2.4 kHz		fdist. ≥ 1 MHz		67			С
	868 MHz/915 MHz blocking			fdist. ≥ 4 MHz		75			С
	Manchester encoded			fdist. > 10 MHz		75	-		С
	Useful signal level increased 3 dB above unblocked			fdist.≥ 150 kHz		39			С
	sensitivity level	At 80 kHz IF bandwidth,	—	fdist. ≥ 225 kHz		46	_	_	С
	Blocking measured relative to useful signal level	FSK,		fdist.≥ 450 kHz		52			С
7.40	Receiving 100-bit Packets	T _{amb} = 25°C	(1.0)	fdist. ≥ 1 MHz		62			С
	with 9 of 10 Packets Error	10 Kbit/s ± 10 kHz	(1,2)	fdist. ≥ 4 MHz		68	_	dBc	С
	Free			fdist. > 10 MHz		68			С
	or			fdist.≥ 225 kHz		42			С
	BER = 10^-3 Continuous RX	At 165 kHz IF bandwidth,		fdist. ≥ 450 kHz		48			С
7.50	Excluding spurious receiving	$FSK_{Taut} = 25^{\circ}C_{c}$ (1)	(1,2)	fdist. ≥ 1 MHz		58	_	dBc	С
	frequencies		-	fdist. ≥ 4 MHz		65			С
				fdist. > 10 MHz		65			С
		At 366 kHz IF bandwidth,		fdist.≥ 500 kHz		49			С
		FSK,		fdist.≥ 1 MHz		58			С
7.60		T _{amb} = 25°C	(1,2)	fdist. ≥ 4 MHz		65		dBc	С
		20 Kbit/s ± 20 kHz		fdist. > 10 MHz		65	-		С
		Low-band			45	55	_	dB	A
		High-band			38	47	_	dB	A
7.70) Image rejection	no adaptive algorithm used; therefore,numbers valid if large disturber applied before useful signal	(1,2)	IM _{RED}	_	_	_		_
		Low-band				—			_
		3*f _{LO} -f _{IF}			27	32	37		С
7.00	Placking of Ef	5*f _{LO} +f _{IF}	(1.0)	DI	28	33	38	d٦	С
7.80	Blocking 3f _{LO} , 5f _{LO}	High-band	(1,2)	e) BL _{NfLO}	_	—	—	dB	_
		3*f _{LO} -f _{IF}			_	39	—		С
		5*f _{LO} +f _{IF}			_	45	—		С

	continued								_
No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
	Nominal IF frequency	RxDSP property depends on nominal RF frequency and DIV_IF f _{IF} = f _{RF} /(DIV_IF * 6)	_	f _{IF}	242	251	276	kHz	в
8.10	System input referred compression point	No AGC is used; therefore, the full dynamic is available to receive signals at sensitivity level on pin	(1,2)	ICP _{1dB}	_	-45	_	dBm	В
8.20	System input referred 3rd- order intercept point	Low-band High-band	(1,2)	IIP3	_	-35 -37	_	dBm	С
8.30	Max, useful RX input level without damping	System works from sensitivity level up to that level with BER = 10 ⁻³	(1,2)	P _{In_max1}	-10	+10	_	dBm	с
8.40	Max, useful RX input level with damping	System works from sensitivity level up to that level with BER = 10 ⁻³	4	P _{In_max2}	+5	+10	_	dBm	С
	Measured on application board,RC parallel equivalent circuit 315 MHz	board,RC parallel				_		_	_
			1	-		870		Ω	С
		1			2.9		pF	С	
9 50	Inputimpedance			7	-20%	400	+20%	Ω	С
8.50	Input impedance	433.92 MHz	1	Z _{in}	-20%	2.9	τ <u>2</u> 0%	pF	С
						340		Ω	С
		868.3 MHz	2			1.4		pF	С
		045 141	0			330		Ω	С
		915 MHz	2			1.4		pF	С
8.60	LNA amplitude detector switch level	Firmware switches SPDT to damping on if a level above S _{Gainswitch} is present during start of RXMode	(1,2)	P _{Gainswitch}	_	-39	_	dBm	В
8.70	SPDT switch RX insertionDamping-off Sensitivity matching RF_IN with SPDT to 50W compared to matching RF_IN directly to 50W(3,4)IL Switch_	IL _{Switch_RX}		_		_			
		Low-band, 433.92 MHz				0.7	1.1	dB	С
		High-band, 868 MHz				1.0	1.4	dB	С

	continued								
No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
8.80	SPDT switch RX damping ON	Same matching as parameter no. 8.70 This influences the blocking behavior if measured at pin 4	(3,4)	D _{switch}	—		_	_	_
				14	15	16	dB	С	
		High-band		17	18	19	dB	С	
8.90	LO spurious at LNA input	freq > 1 GHz	(1,2)	(1.2) P.	_	-60	-50	dBm	С
0.90	LO Spundus at LINA Input	freq < 1 GHz	(1,2)	P _{LO_LNA_IN}		-86	-60	dBm	С
		$P_{RFIN_{LB(HB)}} = -70 \text{ dBm}$					—		
9.00	RSSI accuracy	Low-band	(1,2), 4	RSSI _{ABS_ACCU}	-5.0		+5.0	dB	В
		High-band			-5.5		+5.5		
9.10	RSSI relative accuracy	Measurement range -100 dBm to -50 dBm	(1,2), 4	RSSI _{REL_ACCU}	-1	_	+1	dB	В
9.20	RSSI resolution	DSP property	(1,2), 4	RSSI _{RES}		0.5	_	dB/ value	D

Note: ^{*1} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples and D = Design parameter. A pin number in brackets means that they are measured matched to 50Ω on the application board.

5.6 **RF Transmit Characteristics**

All parameters refer to GND (backplane) and are valid for $T_{amb} = -40^{\circ}$ C to $+85^{\circ}$ C, $V_{VS} = 1.9-3.6$ V (3V application) and 2.4-5.5V (5V application) over all process tolerances unless otherwise specified. Typical values are given at $V_{VS} = 5$ V, $T_{amb} = 25^{\circ}$ C and for a typical process unless otherwise specified. Crystal oscillator frequency $f_{XTO} = 24.305$ MHz. Standard EEPROM settings are used unless marked with *1.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
Frequ	ency Ranges and Freque	ncy Resolution of PLL							
See pa	arameters 3.00 to 3.40.								
TXMo	de Transmit Characteristi	cs							
10.00	Output power range	T _{amb} = 25°C	(7)	P _{Range}	-12		+14.5	dBm	В
10.10	Output power programming steps	Optimum load impedance for each power step. Up to two times higher steps for fixed load impedance.	(7)	ΔP _{OUT}	_	0.4		dB	_
10.20	Output power at 6 dBm	T _{amb} = 25°C using 6 dBm matching FEPAC = 35 (Low-band) FEPAC = 36 (High-band)	(7)	P _{out_6dBm}	-1.5 dB	6	+1.5 dB	dBm	В

	continued								
No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
Frequ	ency Ranges and Freque	ncy Resolution of PLL							
		T _{amb} = 25°C using 6 dBm matching							
	Output second harmonic	315 MHz, FEPAC = 35				-30			С
10.30	at 6 dBm	433.92 MHz, FEPAC = 35	(7)	HM2 _{6dBm}	_	-36		dBc	С
		868.3 MHz, FEPAC = 36				-35			С
		915MHz, FEPAC = 36				-35			С
		T _{amb} = 25°C using 6 dBm matching							
		315 MHz, FEPAC = 35				-33			С
10.40	Output third harmonic at	433.92 MHz, FEPAC = 35	(7)	HM3 _{6dBm}		-41		dBc	С
10.10	6 dBm	868.3 MHz, FEPAC = 36	(*)	1 moodBm		-58		dDo	С
		915 MHz, FEPAC = 36				-58			С
		6 dBm matching							
		315 MHz, FEPAC = 35				8.7	11	mA	В
10.50	consumption at 6 dBm	433.92 MHz, FEPAC = 35	(7), 8, 13	I _{TXMode_6dBm}	_	9.1	12		В
		868.3 MHz, FEPAC = 36				11.5	14.5		В
		915 MHz, FEPAC = 36				11.7	15		В
10.60	Output power at 10 dBm	T _{amb} = 25°C using 10 dBm matching FEPAC = 46 (Low-band) FEPAC = 47 (High-band)	(7)	P _{out_10dBm}	-1.5dB	10	+1.5 dB	dBm	В
		T _{amb} = 25°C using 10 dBm matching							
		315 MHz, FEPAC = 46				-24			С
10.70	Output second harmonic at 10 dBm	433.92 MHz, FEPAC = 46	(7)	HM2 _{10dBm}	—	-28		dBc	С
		868.3 MHz, FEPAC = 47				-24			С
		915 MHz, FEPAC = 47	-			-27			С
		T _{amb} = 25°C using 10 dBm matching							
	Output third harmonic at	315 MHz, FEPAC = 46	()			-25			С
10.80	10 dBm	433.92 MHz, FEPAC = 46	(7)	HM3 _{10dBm}	_	-34	—	dBc	С
		868.3 MHz, FEPAC = 47				-50			С
		915 MHz, FEPAC = 47				-55			С

	continued								_											
No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*											
Frequ	ency Ranges and Freque	ncy Resolution of PLL																		
		10 dBm matching				—			—											
		315 MHz, FEPAC = 46				13.1	17		В											
10.90	TXMode current consumption at 10 dBm	433.92 MHz, FEPAC = 46	(7), 8, 13	I _{TXMode_10dBm}	—	13.8	18.5	mA	В											
		868.3 MHz, FEPAC = 47				17.4	22.5		В											
		915 MHz, FEPAC = 47				17.4	23		В											
11.00	Output power at 14 dBm	T _{amb} = 25°C using 14 dBm matching FEPAC = 56 (Low-band) FEPAC = 57 (High-band)	(7)	P_{out_14dBm}	-1.5 dB	14	+1.5 dB	dBm	В											
		T _{amb} = 25°C using 14 dBm matching																		
		315 MHz, FEPAC = 56				-30			С											
11.10	Output second harmonic at 14 dBm	433.92 MHz FEPAC = 56	(7)	HM2 _{14dBm}	_	—	-	_	—	—	_	-	-	-	-	—	-30	_	dBc	с
		868.3 MHz, FEPAC = 57		_		-24			С											
		915 MHz, FEPAC = 57			-24			С												
		Tamb = 25°C using 14 dBm matching																		
11.20	Output third harmonic at	315 MHz, FEPAC = 56	(7)	HM3 _{14dBm}		-30	-	dBc	С											
	14 dBm	433.92 MHz, FEPAC= 56		140011		-31			С											
		868.3 MHz, FEPAC = 57				-50			С											
		915MHz, FEPAC = 57				-51			С											
		14 dBm matching				—			_											
	TXMode current	315 MHz, FEPAC = 56	(7), 8,			24.3			В											
11.30	consumption at 14 dBm	433.92 MHz, FEPAC = 56	13	I _{TXMode_14dBm}	—	26.3		mA	В											
		868.3 MHz, FEPAC = 57				32.7			В											
		915 MHz, FEPAC = 57				33.5	46		В											
		Low-band, High-band 0 to ≤ 10 dBm			_				_											
	Output and a large large	V _{VS_PA} = 3.0V			-1.5		+1.5		С											
11.40	Output power change one full temperature and supply voltage range	5V application: V _{VS_PA} = 2.7-3.3V	(7)	$\Delta P_{TambVs1}$	-3	—	+2	dB	С											
	Supply voltage range	3V application: V _{VS_PA} = 1.9-3.6V			-5.5		+2.5		С											
		$P = P_{out} + \Delta P$			_				_											

	continued								_
No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
Frequ	ency Ranges and Freque	ncy Resolution of PLL							
		High-band> 10-14 dBm			_		_		_
		V _{VS_PA} = 3.0V			-3		+1.5		С
11.50	Output power change two full temperature and supply voltage range	5V application: $V_{VS_PA} = 2.7-3.3V$	(7)	$\Delta P_{TambVs2}$	-4		2.5	dB	С
		3V application: $V_{VS_PA} = 2.1-3.6V$			-6		+3		с
		$P = P_{out} + \Delta P$			_		_		_
		Low-band:				_	_		
		at ± f _{XTO}				-80	-65		В
		at $\pm f_{AVR}(f_{XTO}/4)$				-85	-65		С
11.60	Spurious emission	at $\pm f_{CLK_OUT}(f_{XTO}/6)$	(7)	SP _{TX}	_	-80	-65	dBc	С
11.00		at ± f _{XTO}	(.)		-72	-60	d D O	В	
		at $\pm f_{AVR}$ ($f_{XTO}/4$)				-85	-60		С
		at ± f _{CLK_OUT} (f _{XTO} /6)				-78	-60		С
	TX transparent data rate	Manchester mode NRZ		DR _{TX_TM_MAN}			80	Kbit/s	В
11.70	in Manchester and NRZ mode	mode pre-emphasis enabled for symbol rates higher than 40 Kbits	18,7	DR _{TX_TM_NRZ}	—		160	Ksym/s	в
	TX buffered data rate	Manchester mode		DR _{TX_BUF_MAN}			80	Kbit/s	В
11.80	in Manchester and NRZ mode	NRZ mode		DR _{TX_BUF_NRZ}	-		120	Ksym/s	в
11.90	TX buffered data rate programming step in Manchester and NRZ mode	AVR running with f _{XTO} /4	7	ΔDR _{BUF}	_		1	%	D
Anten	na Tuning and SPDT in T	XMode							
12.00	Antenna tuning capacitor range	FEAT.ANTN[3:0] = 0-15	5	C _{TUNE_RANGE}	4		9	pF	В
12.10	Antenna tuning capacitor resolution	4 bits controlled with RF front-end register FEAT.ANT[3:0] available	5	C _{TUNE_RES}	_	0.16	0.2	pF	С
12.20	Antenna tuning series resistance	The series resistance influences the quality factor of the loop antenna and causes radiated TX power losses	5	C _{TUNE_SRESIST}	_	2.5	4	Ω	С
12.30	Antenna tuning maximum RF amplitude	If higher levels occur in application an external capacitor to GND is needed to reduce the amplitude.	5	C _{TUNE_RFAMP_MAX}	_		3	V _p	D

	continued								
No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
Frequ	ency Ranges and Freque	ncy Resolution of PLL							
12.40	SPDT insertion loss TX	Transmitted power using matching RF_OUT with SPDT to 50W compared to matching RF_OUT directly to 50W	(4,6)	IL _{Switch_TX}		_			—
		Low-band				0.5	1.1	dB	С
		High-band				0.7	1.2	dB	С
12.45	Maximum peak voltage on SPDT_ANT (pin4)		4 VPEAK_SPDT_ANT		-0.3		VS+ 0.3	V	D
12.50	Maximum peak voltage on SPDT_TX (pin6)	_	6	VPEAK_SPDT_TX	-0.3		VS+ 0.3	V	D

Note: ^{*1} Type means: A = 100% tested at voltage and temperature limits, B = 100% correlation tested, C = Characterized on samples and D = Design parameter. Pin numbers in brackets mean that they are measured matched to 50Ω on the application board.

5.7 Oscillators and CLK_OUT

All parameters refer to GND (backplane) and are valid for $T_{amb} = -40^{\circ}$ C to +85°C, $V_{VS} = 1.9-3.6$ V (3V application) and 2.4-5.5V (5V application) over all process tolerances, quartz parameters $C_m = 4$ fF and $C_0 = 1$ pF, unless otherwise specified. Typical values are given at $V_{VS} = 5$ V, $T_{amb} = 25^{\circ}$ C and for a typical process, unless otherwise specified. Crystal oscillator frequency $f_{XTO} = 24.305$ MHz. Standard Microchip EEPROM settings are used unless marked with ^{*1}.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
13.00	CLK_OUT equivalent internal capacitance	Used for current calculation	13,22	C _{CLK}	_	7.5	10	pF	С
13.10	Supply current increase CLK_OUT active	Apply calculation to all operation modes except OFFMode	13	ΔI _{CLK}	(C _{CLK} +C _{LC} f _{OUT}	DAD_CLK_OUT)	x V _{VS} x	A	С
13.30	XTO frequency range	—	10, 11	f _{xto}	23.8	24.305	26.2	MHz	С
13.40	XTO pulling due to internal capacitance and XTO tolerance	$C_m = 4 \text{ fF}$ $T_{amb} = 25^{\circ}\text{C}$	10, 11	ΔF _{XTO1}	-10	_	+10	ppm	В
13.50	XTO pulling due to temperature and supply voltage	$C_m = 4 \text{ fF}$ $T_{amb} = -40^{\circ}\text{C to} +85^{\circ}\text{C}$	10, 11	ΔF_{XTO2}	-4	_	+4	ppm	В
13.60	Maximum C ₀ of XTAL	XTAL parameter	10, 11	C _{0_max}	—	1	2	pF	D
13.70	XTAL, C _m motional capacitance	XTAL parameter	10, 11	C _m	_	4	10	fF	D
13.90	XTAL,real part of XTO impedance at start-up	$C_m = 4 \text{ fF}$ $C_0 = 1 \text{ pF}$ $T_{amb} < 85^{\circ}\text{C}$	10, 11	R _{e_start2}	1100			Ω	В

Table 5-4. Oscillators and CLK_OUT

	continued											
No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*			
14.00	XTAL,maximum R _m after start-up	XTAL parameter	10, 11	R _{m_max}	110	—	_	Ω	D			
14.10	Internal load capacitors	Including ESD and package capacitance. Specify XTAL for 7.5 pF load capacitance (including 1 pF PCB capacitance per pin)	10, 11	C _{L1} , C _{L2}	13.3	14	14.7	pF	в			
14.20	Slow RC oscillator frequency	Polling cycle can be calibrated $\pm 2\%$ accurate with f_{XTO}	22	f _{SRC}	-10%	125	+10%	kHz	A			
14.30	Fast RC oscillator frequency	FRC oscillator can be calibrated $\pm 2\%$ accurate with f_{XTO}	22	f _{FRC}	-5%	6.36	+5%	MHz	A			

Note: ^{*1} Type means: A = 100% tested at voltage and temperature limits, B = 100% correlation tested, C = Characterized on samples and D = Design parameter.

5.8 I/O Characteristics for Ports PB0 to PB7 and PC0 to PC5

All parameters refer to GND (backplane) and are valid for $T_{amb} = -40^{\circ}$ C to +85°C, $V_{VS} = 1.9-3.6$ V (3V application) and 2.4-5.5V (5V application) over all process tolerances, unless otherwise specified. Typical values are given at $V_{VS} = 5$ V, $T_{amb} = 25^{\circ}$ C and for a typical process, unless otherwise specified. Crystal oscillator frequency $f_{XTO} = 24.305$ MHz. Standard Microchip EEPROM settings are used unless marked with ^{*1}.

Table 5-5. I/O Characteristics for Ports PB0 to PB7 and PC0 to PC5

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
15.00	Input low voltage	PC0 to PC5 PB0 to PB7	14-19 22-29	V _{IL}	-0.3	_	0.2x V _{VS}	V	A
15.05	Input low leakage current I/O pin	PC0 to PC5 PB0 to PB7	14-19 22-29	IIL	_	_	-1	μA	A
15.10	Input high voltage	PC0 to PC5 PB0 to PB7	14-19 22-29	V _{IH}	0.8x V _{VS}		V _{VS} +0.3	V	A
15.15	Input high leakage current I/O pin	PC0 to PC5 PB0 to PB7	14-19 22-29	I _{IH}	_	_	1	μA	A
15.20	Output low voltage	For 3V application I _{OL} = 0.2 mA	14-19	V _{OL_3V}			0.1x V _{VS}	V	A
13.20	Output low voltage	For 5V application I _{OL} = 0.8 mA	22-29	V _{OL_5V}			0.1x V _{VS}	V	A
15.30	Output high voltage	For 3V application I _{OH} = -0.2 mA	14-19	V _{OH_3V}	0.9xV _{VS}			V	A
15.50	Output high voltage	For 5V application I _{OH} = -0.8 mA	22-29	V _{OH_5V}	0.9xV _{VS}	_	_	V	A
15.40	I/O pin pull-up resistor	OFFMode – see port B and port C	14-19 22-29	R _{PU}	30	50	70	kW	A

	continued								
No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
	Output low voltage for	Configurable on pin PB7 For 3V application I _{LOAD} = 1.5 mA					0.1x V _{VS}	v	A
15.50	strong LED low-sided river (PB7)	For 5V applicationI _{LOAD} = 5 mA. For more details, refer to the $ATA8510/15$ Industrial User's Guide (DS50003142).	29	V _{OL_STR1}	_	_	0.1x V _{VS}	v	A
	Output high voltage for	Configurable on pin PB7 and PB4 For 3V application I _{LOAD} = -1.5 mA			0.9x V _{VS}			V	A
15.60	strong LED/LNA high- side driver (PB7, PB4)	For 5V application I _{LOAD} = -5 mA. For more details, refer to the <i>ATA8510/15 Industrial</i> <i>User's Guide</i> (DS50003142)	26,29	V _{OH_STR1}	0.9x V _{VS}		_	v	A
15.70	Output low voltage for strong ISP low-side driver (PB3)	Activated in ISP mode I_{OL} = 1.7 mA, V_{Vs} >2.5V T_{amb} = -40°C to +65°C	25	V _{OL_STR2}	_	_	0.1xV _{VS} 0.1x V _{VS}	V V	B B
15.80	Output high voltage for strong ISP high-side driver (PB3)	Activated in ISP mode I_{OH} = -1.7 mA, V_{Vs} >2.5V T_{amb} = -40°C to +65°C	25	V _{OH_STR2}	0.9xV _{VS} 0.9xV _{VS}	_	_	V V	B B
15.90	CLK_OUT output frequency	XTO, FRC or SRC related clock $f_{CLK_OUT} = f_{OSC}/(2 * CLKOD)$	22	f _{CLK_OUT}		_	4.5	MHz	В
16.00	CLK_OUT duty cycle	$C_{LOAD_CLK_OUT}$ = 10 pF f_{CLK_OUT} = 4.5 MHz	22	DTY _{CLK_OUT}	45	_	55	%	A
40.40	I/O pin output delay time	For 3V application C _{Load} = 10 pF	14-19	T _{del_rise_3V}	13.6	17.5	22.4	ns	D
16.10	(rising edge)	For 5V application C _{Load} = 10 pF	22-29	T _{del_rise_5V}	9.7	12.4	15.7	ns	D
16.20	I/O pin rise time (0.1×V _{VS}	For 3V application C _{Load} = 10 pF	14-19	T _{rise_3V}	20.7	23.9	28.4	ns	D
10.20	to 0.9×V _{VS})	For 5V application C _{Load} = 10 pF	22-29	T _{rise_5V}	12.7	14.3	16.6	ns	D
16.30	I/O pin slew rate (rising	For 3V application C _{Load} = 10 pF	14-19	T _{sr_rise_3V}	0.115	0.100	0.084	V/ns	D
10.50	edge)	For 5V application C _{Load} = 10 pF	22-29	T _{sr_rise_5V}	0.315	0.280	0.240	V/ns	D

	continued								
No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
16.40	I/O pin output delay time	For 3V application C _{Load} = 10 pF	14-19	T _{del_fall_3V}	13.7	17.4	22.7	ns	D
10.40	(falling edge)	For 5V application $C_{Load} = 10 \text{ pF}$	22-29	T _{del_fall_5V}	10.4	12.2	16.0	ns	D
16.50	I/O pin fall time (0.9×V _{VS}	For 3V application C _{Load} = 10 pF	14-19	T _{fall_3∨}	16.2	19.2	22.5	ns	D
10.50	to 0.1×V _{VS})	For 5V application C _{Load} = 10 pF	22-29	T _{fall_5∨}	10.4	12.4	13.7	ns	D
16.60	I/O pin slew rate (falling	For 3V application C _{Load} = 10 pF	14-19	T _{sr_fall_3V}	0.148	0.125	0.106	V/ns	D
10.00	edge)	For 5V application C _{Load} = 10 pF	22-29	T _{sr_fall_5V}	0.384	0.322	0.292	V/ns	D

Note: ^{*1} Type means: A = 100% tested at voltage and temperature limits, B = 100 % correlation tested, C = Characterized on samples and D = Design parameter.

6. Ordering Information

Extended Type Number	Package	Remarks
ATA8510-GHQW	QFN32	5 mm x 5 mm, 6k tape and reel, PB-free, 20 Kbyte user Flash
ATA8515-GHQW	QFN32	5 mm x 5 mm, 6k tape and reel, PB-free

7. Package Information


This chapter provides information on package markings, dimension, and footprint of the ATA8510/15.

7.1 ATA8510/15 Packaging Information

For the most current package drawings, refer to the Microchip Packaging Specification located at www.microchip.com/en-us/support/package-drawings.

The following images illustrate the packaging information of the ATA8510/15, which has a 32-Lead Very Thin Plastic Quad Flat, No Lead Package (RTB) – 5x5 mm Body [VQFN] With 3.6x3.6 mm Exposed Pad and Stepped Wettable Flanks.


32-Lead Very Thin Plastic Quad Flat, No Lead Package (RTB) - 5x5 mm Body [VQFN] With 3.6x3.6 mm Exposed Pad and Stepped Wettable Flanks; Atmel Legacy ZBS




Microchip Technology Drawing C04-21391 Rev G Sheet 1 of 2

32-Lead Very Thin Plastic Quad Flat, No Lead Package (RTB) - 5x5 mm Body [VQFN] With 3.6x3.6 mm Exposed Pad and Stepped Wettable Flanks; Atmel Legacy ZBS

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL 1 ALTERNATE TERMINAL CONFIGURATIONS

	Units	N	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	
Number of Terminals	N		32		
Pitch	е		0.50 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.035	0.05	
Terminal Thickness	A3		0.203 REF		
Overall Length	D 5.00 BSC				
Exposed Pad Length	D2	3.50	3.60	3.70	
Overall Width	E 5.00 BSC				
Exposed Pad Width	E2	3.50	3.60	3.70	
Terminal Width	b	0.20	0.25	0.30	
Terminal Length	L	0.35	0.40	0.45	
Terminal-to-Exposed-Pad	К	0.20	-	-	
Wettable Flank Step Cut Width	D3	-	-	0.085	
Wettable Flank Step Cut Depth	A4	0.10	-	0.19	

Dimensions D3 and A4 above apply to all new products released after November 1, and all products shipped after January 1, 2019, and supersede dimensions D3 and A4 below.

No physical changes are being made to any package; this update is to align cosmetic and tolerance variations from existing suppliers.

Wettable Flank Step Length	D3	0.035	0.06	0.085
Wettable Flank Step Height	A4	0.10	-	0.19

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated


3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21391 Rev G Sheet 2 of 2

32-Lead Very Thin Plastic Quad Flat, No Lead Package (RTB) - 5x5 mm Body [VQFN] With 3.6x3.6 mm Exposed Pad and Stepped Wettable Flanks; Atmel Legacy ZBS

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	X2			3.70
Optional Center Pad Length	Y2			3.70
Exposed Pad 45° Corner Chamfer	СН		0.25	
Contact Pad Spacing	C1		5.00	
Contact Pad Spacing	C2		5.00	
Contact Pad Width (X32)	X1			0.30
Contact Pad Length (X32)	Y1			0.80
Contact Pad to Center Pad (X32)	G1	0.25		
Contact Pad to Contact Pad (X28)	G2	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23391 Rev G

8. Document Revision History

Table 8-1. Document Revision History

Revision	Date	Section	Description
А	07/2022	Document	Initial Revision

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- · Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded

by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-0607-9

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 355 West Chandler Blvd.	Australia - Sydney Tel: 61-2-9868-6733	India - Bangalore Tel: 91-80-3090-4444	Austria - Wels Tel: 43-7242-2244-39
	China - Beijing	India - New Delhi	Fax: 43-7242-2244-39
handler, AZ 85224-6199	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
el: 480-792-7200			
ax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
echnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
ww.microchip.com/support	China - Chongqing	Japan - Osaka Tel: 81-6-6152-7160	Finland - Espoo
Veb Address:	Tel: 86-23-8980-9588		Tel: 358-9-4520-820
ww.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
tlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
uluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
el: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
ax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
ustin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
el: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
oston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
/estborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
el: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
ax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
hicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
asca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
el: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
ax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
allas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
ddison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
el: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
ax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
etroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
ovi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
el: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
ouston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
el: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
Idianapolis	China - Xiamen		Tel: 31-416-690399
oblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
el: 317-773-8323	China - Zhuhai		Norway - Trondheim
ax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
el: 317-536-2380			Poland - Warsaw
os Angeles			Tel: 48-22-3325737
lission Viejo, CA			Romania - Bucharest
el: 949-462-9523			Tel: 40-21-407-87-50
ax: 949-462-9608			Spain - Madrid
el: 951-273-7800			Tel: 34-91-708-08-90
aleigh, NC			Fax: 34-91-708-08-91
el: 919-844-7510			Sweden - Gothenberg
ew York, NY			Tel: 46-31-704-60-40
el: 631-435-6000			Sweden - Stockholm
an Jose, CA			Tel: 46-8-5090-4654
el: 408-735-9110			UK - Wokingham
el: 408-436-4270			Tel: 44-118-921-5800
anada - Toronto			Fax: 44-118-921-5820
			1 an. 44-110-921-9020
el: 905-695-1980 'ax: 905-695-2078			