

MCP14A0453/4/5

4.5A Dual MOSFET Driver with Low Threshold Input and Enable

Features

- AEC-Q100 Qualified
- · High Peak Output Current: 4.5A (typical)
- · Wide Input Supply Voltage Operating Range:
 - 4.5V to 18V
- Low Shoot-Through/Cross-Conduction Current in Output Stage
- · High Capacitive Load Drive Capability:
 - 2200 pF in 12 ns (typical)
- Short Delay Times: 16 ns (t_{D1}), 19 ns (t_{D2}) (typical)
- Low Supply Current: 620 μA (typical)
- Low-Voltage Threshold Input and Enable with Hysteresis
- Latch-Up Protected: Withstands 500 mA Reverse Current
- · Space-Saving Packages:
 - 8-Lead MSOP
 - 8-Lead SOIC
 - 8-Lead 2 x 3 TDFN

Applications

- · Switch Mode Power Supplies
- · Pulse Transformer Drive
- Line Drivers
- · Level Translator
- · Motor and Solenoid Drive


General Description

The MCP14A0453/4/5 devices are high-speed dual MOSFET drivers that are capable of providing up to 4.5A of peak current while operating from a single 4.5V to 18V supply. There are three output configurations available: dual inverting (MCP14A0453), dual noninverting (MCP14A0454) and complementary (MCP14A0455). These devices feature low shoot-through current, matched rise and fall times, and short propagation delays, which make them ideal for high switching frequency applications.


The MCP14A0453/4/5 family of devices offers enhanced control with Enable functionality. The active-high Enable pins can be driven low to drive the corresponding outputs of the MCP14A0453/4/5 low, regardless of the status of the Input pins. Integrated pull-up resistors allow the user to leave the Enable pins floating for standard operation.

These devices are highly latch-up resistant under any condition within their power and voltage ratings. They can accept up to 500 mA of reverse current being forced back into their outputs without damage or logic upset. All terminals are fully protected against electrostatic discharge (ESD) up to 2 kV (HBM) and 200V (MM). The MCP14A0453/4/5 devices are AEC-Q100 fully qualified for automotive applications.

Package Types



Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

1.1 Electrical Specifications

Absolute Maximum Ratings[†]

V _{DD} , Supply Voltage	+20V
V _{IN} , Input Voltage	(V _{DD} + 0.3V) to (GND – 0.3V)
V _{EN} , Enable Voltage	(V _{DD} + 0.3V) to (GND – 0.3V)
Package Power Dissipation (T _A = +50°C)	
8L MSOP	0.63W
8L SOIC	1.00W
8L 2 X 3 TDFN	1.85W
ESD protection on all pins	2 kV (HBM)
ESD protection on all pins	200V (MM)

[†] **Notice:** Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

Electrical Specifications: Unless otherwise noted, $T_A = +25^{\circ}C$, with $4.5V \le V_{DD} \le 18V$.								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Input								
Input Voltage Range	V _{IN}	GND - 0.3V	1	V _{DD} + 0.3	V			
Logic '1' High Input Voltage	V_{IH}	2.0	1.6	_	V			
Logic '0' Low Input Voltage	V_{IL}		1.3	0.8	V			
Input Voltage Hysteresis	V _{HYST(IN)}		0.3	_	V			
Input Current	I _{IN}	-1	1	+1	μA	$0V \leq V_{IN} \leq V_{DD}$		
Enable								
Enable Voltage Range	V_{EN}	GND - 0.3V	_	V _{DD} + 0.3	V			
Logic '1' High Enable Voltage	V_{EH}	2.0	1.6	_	V			
Logic '0' Low Enable Voltage	V_{EL}	_	1.3	0.8	V			
Enable Voltage Hysteresis	V _{HYST(EN)}		0.3	_	V			
Enable Pin Pull-Up Resistance	R _{ENBL}	_	1.5	_	ΜΩ	V_{DD} = 18V, ENB = A_{GND}		
Enable Input Current	I _{EN}	_	12	_	μΑ	V_{DD} = 18V, ENB = A_{GND}		
Propagation Delay	t _{D3}	_	16	23	ns	V _{DD} = 18V, V _{EN} = 5V, see Figure 4-3, (Note 1)		
Propagation Delay	t _{D4}	_	19	26	ns	V _{DD} = 18V, V _{EN} = 5V, see Figure 4-3, (Note 1)		
Output								
High Output Voltage	V _{OH}	$V_{DD} - 0.025$	1	_	V	I _{OUT} = 0A		
Low Output Voltage	V _{OL}	_		0.025	V	I _{OUT} = 0A		
Output Resistance, High	R _{OH}	_	1.7	2.7	Ω	I _{OUT} = 10 mA, V _{DD} = 18V		
Output Resistance, Low	R _{OL}	_	1.3	2.3	Ω	I _{OUT} = 10 mA, V _{DD} = 18V		

Note 1: Tested during characterization, not production tested.

TABLE 1-1: DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise noted, $T_A = +25^{\circ}C$, with $4.5V \le V_{DD} \le 18V$.								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Peak Output Current	I _{PK}	_	4.5	_	Α	V _{DD} = 18V (Note 1)		
Latch-Up Protection Withstand Reverse Current	I _{REV}	0.5	_	_	Α	Duty cycle \leq 2%, t \leq 300 μ s (Note 1)		
Switching Time (Note 1)								
Rise Time	t _R	_	12	17	ns	V _{DD} = 18V, C _L = 1800 pF, see Figure 4-1, Figure 4-2		
Fall Time	t _F	_	12	17	ns	V _{DD} = 18V, C _L = 1800 pF, see Figure 4-1, Figure 4-2		
Delay Time	t _{D1}	_	16	23	ns	V _{DD} = 18V, V _{IN} = 5V, see Figure 4-1, Figure 4-2		
	t _{D2}	_	19	26	ns	V _{DD} = 18V, V _{IN} = 5V, see Figure 4-1, Figure 4-2		
Power Supply								
Supply Voltage	V_{DD}	4.5	_	18	V			
	I _{DD}	_	620	900	μA	$V_{INA/B} = 3V$, $V_{ENA/B} = 3V$		
Power Supply Current	I_{DD}	_	620	900	μA	$V_{INA/B} = 0V$, $V_{ENA/B} = 3V$		
i ower Supply Current	I _{DD}	_	620	900	μA	$V_{INA/B} = 3V$, $V_{ENA/B} = 0V$		
	I_{DD}	_	620	900	μA	$V_{INA/B} = 0V, V_{ENA/B} = 0V$		

Note 1: Tested during characterization, not production tested.

TABLE 1-2: DC CHARACTERISTICS (OVER OPERATING TEMP. RANGE)

Electrical Specifications: Unless otherwise indicated, over the operating range with $4.5 \text{V} \le \text{V}_{DD} \le 18 \text{V}$.							
Parameters	Sym.	Min.	Тур.	Max.	Unit s	Conditions	
Input							
Input Voltage Range	V_{IN}	GND – 0.3V	_	$V_{DD} + 0.3$	٧		
Logic '1' High Input Voltage	V_{IH}	2.0	1.6	_	V		
Logic '0' Low Input Voltage	V_{IL}	1	1.3	0.8	V		
Input Voltage Hysteresis	V _{HYST(IN)}	_	0.3	_	٧		
Input Current	I _{IN}	–10		+10	μΑ	$0V \le V_{IN} \le V_{DD}$	
Enable							
Enable Voltage Range	V_{EN}	GND – 0.3V		$V_{DD} + 0.3$	٧		
Logic '1' High Enable Voltage	V_{EH}	2.0	1.6	_	V		
Logic '0' Low Enable Voltage	V_{EL}	1	1.3	0.8	V		
Enable Voltage Hysteresis	V _{HYST(EN)}	_	0.3	_	٧		
Enable Input Current	I _{EN}		12	_	μΑ	V_{DD} = 18V, ENB = A_{GND}	
Propagation Delay	t _{D3}		20	27	ns	V_{DD} = 18V, V_{EN} = 5V, T_A = +125°C, see Figure 4-3, (Note 1)	
Propagation Delay	t _{D4}		24	31	ns	V_{DD} = 18V, V_{EN} = 5V, T_A = +125°C, see Figure 4-3, (Note 1)	
Output							
High Output Voltage	V_{OH}	$V_{DD} - 0.025$	_	_	V	DC Test	
Low Output Voltage	V_{OL}	_	_	0.025	V	DC Test	
Output Resistance, High	R _{OH}	_		3.3	Ω	I _{OUT} = 10 mA, V _{DD} = 18V	

Note 1: Tested during characterization, not production tested.

TABLE 1-2: DC CHARACTERISTICS (OVER OPERATING TEMP. RANGE) (CONTINUED)

Electrical Specifications: Unless otherwise indicated, over the operating range with $4.5V \le V_{DD} \le 18V$.							
Parameters	Sym.	Min.	Тур.	Max.	Unit s	Conditions	
Output Resistance, Low	R _{OL}	_	_	2.9	Ω	I _{OUT} = 10 mA, V _{DD} = 18V	
Switching Time (Note 1)							
Rise Time	t _R		14	19	ns	$V_{DD} = 18V, C_L = 1800 \text{ pF},$ $T_A = +125^{\circ}\text{C}, \text{ see Figure 4-1},$ Figure 4-2	
Fall Time	t _F	_	14	19	ns	$V_{DD} = 18V, C_{L} = 1800 \text{ pF},$ $T_{A} = +125^{\circ}C, \text{ see Figure 4-1},$ Figure 4-2	
Delay Time	t _{D1}	_	20	27	ns	V _{DD} = 18V, V _{IN} = 5V, T _A = +125°C, see Figure 4-1, Figure 4-2	
	t _{D2}	_	24	31		V _{DD} = 18V, V _{IN} = 5V, T _A = +125°C, see Figure 4-1, Figure 4-2	
Power Supply							
Supply Voltage	V_{DD}	4.5	_	18	V		
	I_{DD}	ı	_	1100	μΑ	$V_{INA/B} = 3V, V_{ENA/B} = 3V$	
Power Supply Current	I _{DD}		_	1100	μΑ	$V_{INA/B} = 0V, V_{ENA/B} = 3V$	
Tower Suppry Current	I_{DD}	_	_	1100	μΑ	$V_{INA/B} = 3V$, $V_{ENA/B} = 0V$	
	I_{DD}	_	_	1100	μΑ	$V_{INA/B} = 0V, V_{ENA/B} = 0V$	

Note 1: Tested during characterization, not production tested.

1.2 Temperature Characteristics

Electrical Specifications: Unless otherwise noted, all parameters apply with $4.5V \le V_{DD} \le 18V$							
Parameter	Sym.	Min.	Тур.	Max.	Units	Comments	
Temperature Ranges							
Specified Temperature Range	T _A	-40	_	+125	°C		
Maximum Junction Temperature	T _J	_	_	+150	°C		
Storage Temperature Range	T _A	-65	_	+150	°C		
Package Thermal Resistances							
Junction-to-Ambient Thermal Resistance, 8LD MSOP	θ_{JA}	_	158	_	°C/W	Note 1	
Junction-to-Ambient Thermal Resistance, 8LD SOIC	θ_{JA}	_	100	_	°C/W	Note 1	
Junction-to-Ambient Thermal Resistance, 8LD TDFN	θ_{JA}	_	54	_	°C/W	Note 1	
Junction-to-Top Characterization Parameter, 8LD MSOP	Ψ_{JT}	_	2.4	_	°C/W	Note 1	
Junction-to-Top Characterization Parameter, 8LD SOIC	Ψ_{JT}	_	5.9	_	°C/W	Note 1	
Junction-to-Top Characterization Parameter, 8LD TDFN	Ψ_{JT}	_	0.5	_	°C/W	Note 1	
Junction-to-Board Characterization Parameter, 8LD MSOP	Ψ_{JB}	_	115	_	°C/W	Note 1	
Junction-to-Board Characterization Parameter, 8LD SOIC	Ψ_{JB}	_	65	_	°C/W	Note 1	
Junction-to-Board Characterization Parameter, 8LD TDFN	Ψ_{JB}	_	24	_	°C/W	Note 1	

Note 1: Parameter is determined using High K 2S2P 4-Layer board as described in JESD 51-7, as well as JESD 51-5 for packages with exposed pads.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, T_A = +25°C with $4.5V \le V_{DD} \le 18V$.




FIGURE 2-1: Rise Time vs. Supply Voltage.




FIGURE 2-2: Rise Time vs. Capacitive Load.




FIGURE 2-3: Fall Time vs. Supply Voltage.




FIGURE 2-4: Fall Time vs. Capacitive Load.




FIGURE 2-5: Rise and Fall Time vs. Temperature.




FIGURE 2-6: Crossover Current vs. Supply Voltage.

Note: Unless otherwise indicated, T_A = +25°C with $4.5V \le V_{DD} \le 18V$.




FIGURE 2-7: Input Propagation Delay vs. Supply Voltage.




FIGURE 2-8: Input Propagation Delay Time vs. Input Amplitude.




FIGURE 2-9: Input Propagation Delay vs. Temperature.




FIGURE 2-10: Enable Propagation Delay vs. Supply Voltage.




FIGURE 2-11: Enable Propagation Delay Time vs. Enable Voltage Amplitude.




FIGURE 2-12: Enable Propagation Delay vs. Temperature.

Note: Unless otherwise indicated, T_A = +25°C with 4.5V \leq V_{DD} \leq 18V.




FIGURE 2-13: Quiescent Supply Current vs. Supply Voltage.




FIGURE 2-14: Quiescent Supply Current vs. Temperature.




FIGURE 2-15: Input Threshold vs. Temperature.




FIGURE 2-16: Input Threshold vs. Supply Voltage.




FIGURE 2-17: Enable Threshold vs. Temperature.




FIGURE 2-18: Enable Threshold vs. Supply Voltage.

Note: Unless otherwise indicated, T_A = +25°C with 4.5V \leq $V_{DD} \leq$ 18V.




FIGURE 2-19: Output Resistance (Output High) vs. Supply Voltage.




FIGURE 2-20: Output Resistance (Output Low) vs. Supply Voltage.




FIGURE 2-21: Supply Current vs. Capacitive Load ($V_{DD} = 18V$).




FIGURE 2-22: Supply Current vs. Capacitive Load ($V_{DD} = 12V$).




FIGURE 2-23: Supply Current vs. Capacitive Load ($V_{DD} = 6V$).




FIGURE 2-24: Supply Current vs. Frequency $(V_{DD} = 18V)$.

MCP14A0453/4/5

Note: Unless otherwise indicated, T_A = +25°C with 4.5V \leq V_{DD} \leq 18V.




FIGURE 2-25: Supply Current vs. Frequency $(V_{DD} = 12V)$.




FIGURE 2-26: Supply Current vs. Frequency $(V_{DD} = 6V)$.




FIGURE 2-27: Enable Current vs. Supply Voltage.

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

MCP14A	.0453/4/5	Coursels at	Description
8L 2 x 3 TDFN	8L MSOP/SOIC	Symbol	Description
1	1	ENA	Enable for Driver A
2	2	INA	Input for Driver A
3	3	GND	Device Ground
4	4	INB	Input for Driver B
5	5	OUTB/OUTB	Push-Pull for Output B
6	6	V_{DD}	Supply Input Voltage
7	7	OUTA/OUTA	Push-Pull for Output A
8	8	ENB	Enable for Driver B
EP	_	EP	Exposed Thermal Pad (GND)

3.1 Output Pins (OUTA/OUTA, OUTB/OUTB)

The outputs are CMOS push-pull circuits that are capable of sourcing and sinking 4.5A of peak current (V_{DD} = 18V). The low output impedance ensures the gate of the external MOSFET stays in the intended state, even during large transients. This output also has a reverse current latch-up rating of 500 mA.

3.2 Device Ground Pin (GND)

GND is the device return pin for the input and output stages. The GND pin should have a low-impedance connection to the bias supply source return. When the capacitive load is being discharged, high peak currents will flow through the ground pin.

3.3 Device Enable Pins (ENA, ENB)

The MOSFET driver device enable pins are high-impedance inputs featuring low threshold levels. The enable inputs also have hysteresis between the high and low input levels, allowing them to be driven from slow rising and falling signals, and to provide noise immunity. Driving the enable pins below the threshold will disable the corresponding output of the device, pulling \overline{OUT}/OUT low, regardless of the status of the input pin. Driving the enable pins above the threshold allows normal operation of the \overline{OUT}/OUT pin based on the status of the input pin. The enable pins utilize internal pull-up resistors, allowing the pins to be left floating for standard driver operation.

3.4 Control Input Pins (INA, INB)

The MOSFET driver control inputs are high-impedance inputs featuring low threshold levels. The inputs also have hysteresis between the high and low input levels, allowing them to be driven from slow rising and falling signals, and to provide noise immunity.

3.5 Supply Input Pin (V_{DD})

 V_{DD} is the bias supply input for the MOSFET driver and has a voltage range of 4.5V to 18V. This input must be decoupled to ground with a local capacitor. This bypass capacitor provides a localized low-impedance path for the peak currents that are provided to the load.

3.6 Exposed Metal Pad Pin (EP)

The exposed metal pad of the TDFN package is internally connected to GND. Therefore, this pad should be connected to a Ground plane to aid in heat removal from the package.

4.0 APPLICATION INFORMATION

4.1 General Information

MOSFET drivers are high-speed, high-current devices that are intended to source/sink high-peak currents to charge/discharge the gate capacitance of external MOSFETs or Insulated-Gate Bipolar Transistors (IGBTs). In high-frequency switching power supplies, the Pulse-Width Modulation (PWM) controller may not have the drive capability to directly drive the power MOSFET. A MOSFET driver such as the MCP14A0453/4/5 family can be used to provide additional source/sink current capability.

4.2 MOSFET Driver Timing

The ability of a MOSFET driver to transition from a fully-off state to a fully-on state is characterized by the driver's rise time (t_R), fall time (t_F) and propagation delays (t_{D1} and t_{D2}). Figure 4-1 and Figure 4-2 show the test circuit and timing waveform used to verify the MCP14A0453/4/5 timing.




FIGURE 4-1: Inverting Driver Timing Waveform.




FIGURE 4-2: Non-inverting Driver Timing Waveform.

4.3 Enable Function

The enable pins (EN A, EN B) provide additional control of the output pins (OUT). These pins are active-high and are internally pulled up to V_{DD} so that the pins can be left floating to provide standard MOSFET driver operation.

When the enable pin input voltages are above the enable pin high-voltage threshold (V_{EN_H}), the corresponding output is enabled and allowed to react to the status of the input pin. However, when the voltage applied to the enable pins falls below the low threshold voltage (V_{EN_L}), the driver's corresponding output is disabled and doesn't respond to changes in the status of the input pins. When the driver is disabled, the output is pulled down to a low state. Refer to Table 4-1 for the enable pin logic. The threshold voltage levels for the enable pin are similar to the threshold voltage levels of the input pin and are TTL compatible. Hysteresis is provided to help increase the noise immunity of the enable function, avoiding false triggers of the enable signal during driver switching.

There are propagation delays associated with the driver receiving an enable signal and the output reacting. These propagation delays, t_{D3} and t_{D4} , are graphically represented in Figure 4-3.

TABLE 4-1: ENABLE PIN LOGIC

EN	IN	OUT	OUT
Н	Н	L	Н
Н	L	Н	L
L	Χ	L	L




FIGURE 4-3: Enable Timing Waveform.

4.4 Decoupling Capacitors

Careful Printed Circuit Board (PCB) layout and decoupling capacitors are required when using power MOSFET drivers. Large current is required to charge and discharge capacitive loads quickly. For example, approximately 720 mA are needed to charge a 1000 pF load with 18V in 25 ns.

To operate the MOSFET driver over a wide frequency range with low supply impedance, it is recommended to place 1.0 μF and 0.1 μF low ESR ceramic capacitors in parallel between the driver V_{DD} and GND. These capacitors should be placed close to the driver to minimize circuit board parasitics and provide a local source for the required current.

4.5 PCB Layout Considerations

Proper PCB layout is important in high-current, fast-switching circuits to provide proper device operation and robustness of design. Improper component placement may cause errant switching, excessive voltage ringing or circuit latch-up. The PCB trace loop length and inductance should be minimized by the use of ground planes or traces under the MOSFET gate drive signal. Separate analog and power grounds and local driver decoupling should also be used.

Placing a ground plane beneath the MCP14A0453/4/5 devices will help as a radiated noise shield, as well as providing some heat sinking for power dissipated within the device.

4.6 Power Dissipation

The total internal power dissipation in a MOSFET driver is the summation of three separate power dissipation elements, as shown in Equation 4-1.

EQUATION 4-1:

$$P_T = P_L + P_Q + P_{CC}$$

Where:

P_T = Total power dissipation
P_L = Load power dissipation
P_Q = Quiescent power dissipation
P_{CC} = Operating power dissipation

4.6.1 CAPACITIVE LOAD DISSIPATION

The power dissipation caused by a capacitive load is a direct function of the frequency, total capacitive load and supply voltage. The power lost in the MOSFET driver for a complete charging and discharging cycle of a MOSFET is shown in Equation 4-2.

EQUATION 4-2:

$$P_L = f \times C_T \times V_{DD}^2$$

Where:

f = Switching frequency $C_T = Total load capacitance$

V_{DD} = MOSFET driver supply voltage

4.6.2 QUIESCENT POWER DISSIPATION

The power dissipation associated with the quiescent current draw depends on the state of the Input and Enable pins. See **Section 1.0** "**Electrical Characteristics**" for typical quiescent current draw values in different operating states. The quiescent power dissipation is shown in Equation 4-3.

EQUATION 4-3:

$$P_Q = (I_{QH} \times D + I_{QL} \times (1 - D)) \times V_{DD}$$

Where:

I_{OH} = Quiescent current in the High state

D = Duty cycle

I_{OI} = Quiescent current in the Low state

V_{DD} = MOSFET driver supply voltage

MCP14A0453/4/5

4.6.3 OPERATING POWER DISSIPATION

The operating power dissipation occurs each time the MOSFET driver output transitions because, for a very short period of time, both MOSFETs in the output stage are on simultaneously. This cross-conduction current leads to a power dissipation described in Equation 4-4.

EQUATION 4-4:

 $P_{CC} = V_{DD} \times I_{CO}$

Where:

 I_{CO} = Crossover Current

V_{DD} = MOSFET driver supply voltage

5.0 PACKAGING INFORMATION

5.1 Package Marking Information


8-Lead MSOP



Part Number	Code
MCP14A0453-E/MS	A0453
MCP14A0454-E/MS	A0454
MCP14A0455-E/MS	A0455



8-Lead SOIC



Part Number	Code
MCP14A0453-E/SN	14A0453
MCP14A0454-E/SN	14A0454
MCP14A0455-E/SN	14A0455


Example:



8-Lead TDFN



Example:



Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

e3 Pb-free JEDEC® designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

8-Lead Plastic Micro Small Outline Package (UA) - 3x3 mm Body [MSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111-UA Rev F Sheet 1 of 2

8-Lead Plastic Micro Small Outline Package (UA) - 3x3 mm Body [MSOP]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Di	mension Limits	MIN	NOM	MAX	
Number of Terminals	N		8		
Pitch	е		0.65 BSC		
Overall Height	А	Í	_	1.10	
Standoff	A1	0.00	_	0.15	
Molded Package Thickness	A2	0.75	0.85	0.95	
Overall Length	D	3.00 BSC			
Overall Width	E	4.90 BSC			
Molded Package Width	E1		3.00 BSC		
Terminal Width	b	0.22	_	0.40	
Terminal Thickness	С	0.08	_	0.23	
Terminal Length	L	0.40	0.60	0.80	
Footprint	L1		0.95 REF		
Lead Bend Radius	R	0.07	_	1	
Lead Bend Radius	R1	0.07	_	į	
Foot Angle	θ	0°	-	8°	
Mold Draft Angle	θ1	5°	-	15°	


Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
 Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
 Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111-UA Rev F Sheet 2 of 2

8-Lead Plastic Micro Small Outline Package (UA) - 3x3 mm Body [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	N	ILLIMETER	S	
Dimension	MIN	NOM	MAX	
Contact Pitch	ontact Pitch E			
Contact Pad Spacing	С		4.40	
Contact Pad Width (X8)	Х			0.45
Contact Pad Length (X8)	Υ			1.45
Contact Pad to Contact Pad (X4)	G1	2.95		
Contact Pad to Contact Pad (X6)	GX	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2111-UA Rev F

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SN Rev K Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Number of Pins	N	8				
Pitch	е		1.27 BSC			
Overall Height	Α	-	-	1.75		
Molded Package Thickness	A2	1.25 –				
Standoff §	A1	0.10 – 0.				
Overall Width	Е	6.00 BSC				
Molded Package Width	E1	3.90 BSC				
Overall Length	D	4.90 BSC				
Chamfer (Optional)	h	0.25 – 0.5				
Foot Length	L	0.40	_	1.27		
Footprint	L1	1.04 REF				
Lead Thickness	С	0.17	-	0.25		
Lead Width	b	0.31	-	0.51		
Lead Bend Radius	R	0.07	-			
Lead Bend Radius	R1	0.07 –		ı		
Foot Angle	θ	0°	_	8°		
Mold Draft Angle	θ1	5°	_	15°		
Lead Angle	θ2	0° – –				

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M $\,$


BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev K Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	Dimension Limits			MAX	
Contact Pitch	Е	1.27 BSC			
Contact Pad Spacing	С		5.40		
Contact Pad Width (X8)	X1			0.60	
Contact Pad Length (X8)	Y1			1.55	

Notes


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev K

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-129-MN Rev E Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Number of Pins	Ν	8				
Pitch	е		0.50 BSC			
Overall Height	Α	0.70 0.75 0.80				
Standoff	A1	0.00 0.02 0.0				
Contact Thickness	A3	0.20 REF				
Overall Length	D	2.00 BSC				
Overall Width	Е	3.00 BSC				
Exposed Pad Length	D2	1.35 1.40 1.45				
Exposed Pad Width	E2	1.25	1.30	1.35		
Contact Width	b	0.20	0.25	0.30		
Contact Length	L	0.25	0.30	0.45		
Contact-to-Exposed Pad	K	0.20	-	-		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129-MN Rev E Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	E	0.50 BSC			
Optional Center Pad Width	X2	1.6			
Optional Center Pad Length	Y2	1.5			
Contact Pad Spacing	С		2.90		
Contact Pad Width (X8)	X1			0.25	
Contact Pad Length (X8)	Y1			0.85	
Thermal Via Diameter	V		0.30		
Thermal Via Pitch	EV		1.00		

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing No. C04-129-MN Rev. B

APPENDIX A: REVISION HISTORY

Revision B (November 2022)

- Updated document layout.
- Added VAO information to Features, General Description and Product Identification System.
- Updated Section 5.0 "Packaging Information".

Revision A (March 2018)

• Original Release of this Document.

MCP14A0453/4/5

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. [X](1		<u>=x</u>	/XX	xxx		Ex	ampl	es:		
Device Tape and		perature ange	Package	Qualification	n	a)	MCP14	4A0453T-E/M	E	Tape and Reel, Extended temperature, BLD MSOP package
Device:	MCP14A04 MCP14A04 MCP14A04	454: High-9	peed MOSFET Speed MOSFET Speed MOSFET	Driver		b)	MCP14	4A0454T-E/S	E	ape and Reel, Extended temperature, BLD SOIC package
Tape and Reel		3	ckaging (tube o			c)	MCP14	4A0455T-E/M	Е	ape and Reel Extended temperature, BLD TDFN package
Option: Temperature Range:	Ť =	Tape and Re	eel ⁽¹⁾			d)	MCP14	4A0453-E/MN	8 8	O: Cut Tape, Extended temperature, BLD TDFN package, BEC-O100 Qualified
Temperature Range: E = -40°C to +125°C (Extended)					e) MCP14A0454-E/MSVAO: Cut Tape,					
Package:	SN	lead		Package (MSOF	,				8	Extended temperature, BLD MSOP package, AEC-Q100 Qualified
				ge (SOIC), 8-lea Package (TDFN)		f)	MCP14	4A0455-E/SN	E 8	Cut Tape, Extended temperature, BLD SOIC package, AEC-Q100 Qualified
Qualification:	` '	Standard Pa	irt AEC-Q100 Qual	ified		Not	e 1:	the catalog identifier is us not printer Check with	part n used f d on t your N	entifier only appears in number description. This for ordering purposes and the device package. Microchip Sales Office for ity with the Tape and Reel

MCP14A0453/4/5

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach. Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018-2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-1516-3



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Pax: 630-285-Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Tel: 317-536-2380 Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan

Tel: 86-27-5980-5300 China - Xian

Tel: 86-29-8833-7252 **China - Xiamen** Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820