## RELIABILITY REPORT

FOR

# MAX4738Exx

# PLASTIC ENCAPSULATED/CHIP SCALE DEVICES

January 12, 2004

# **MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

#### Conclusion

The MAX4738 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

#### **Table of Contents**

I. ......Device Description

II. ......Manufacturing Information

III. ......Packaging Information

IV. ......Die Information

V. ......Quality Assurance Information

VI. ......Reliability Evaluation

IV. ......Attachments

# I. Device Description

#### A. General

The MAX4738 low-voltage, low on-resistance ( $R_{ON}$ ), quad single-pole/single throw (SPST) analog switch operates from a single +1.8V to +5.5V supply. This devices is designed for USB 1.1 and audio switching applications.

The MAX4738 features  $4.5\Omega$  R<sub>ON</sub> (max) with  $1.2\Omega$  flatness and  $0.4\Omega$  matching between channels. This new switch features guaranteed operation from +1.8V to +5.5V and is fully specified at 3V and 5V. This switch offers breakbefore-make switching (1ns) with  $t_{ON}$  <80ns and  $t_{OFF}$  <40ns at +2.7V. The digital logic inputs are +1.8V logic compatible with a +2.7V to +3.6V supply.

This switch is packaged in a chip-scale package (UCSP $^{TM}$ ), significantly reducing the required PC board area. The chip occupies only a 2mm x 2mm area and has a 4 x 4 bump array with a bump pitch of 0.5mm. This switch is also available in a 14-pin TSSOP package.

#### B. Absolute Maximum Ratings

<u>Item</u>	Rating
(All Voltages Referenced to GND)	
V+, IN	-0.3V to +6.0V
COM_, NO_, NC_ (Note 1)	-0.3V to $(V++0.3V)$
Continuous Current COM_, NO_, NC_	±100mA `
Peak Current COM_, NO_, NC_ (pulsed at 1ms, 10% duty cycle)	±200mA
Operating Temperature Range	-40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Bump Temperature (soldering) (Note 2)	
Infrared (15s)	+220°C
Vapor Phase (60s)	+215°C
Continuous Power Dissipation (TA = $+70^{\circ}$ C)	
14-Pin TSSOP	500mW
16-Bump UCSP	659mW
Derates above +70°C	
14-Pin TSSOP	6.3mW/°C
16-Bump UCSP	8.3mW/°C

**Note 1:** Signals on COM\_, NO\_, or NC\_ exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to maximum

**Note 2:** This device is constructed using a unique set of packaging techniques that impose a limit on the thermal profile the device can be exposed to during board level solder attach and rework. This limit permits only the use of the solder profiles recommended in the industry standard specification, JEDEC 020A, paragraph 7.6, table 3 for IR/VPR and convection reflow. Preheating is required. Hand or wave soldering is not allowed.

## **II.** Manufacturing Information

A. Description/Function: 4.5 ? Quad SPST Analog Switches

B. Process: S8

C. Number of Device Transistors: 361

D. Fabrication Location: California, USA

E. Assembly Location: Philippines or Thailand

F. Date of Initial Production: October, 2002

# **III. Packaging Information**

A. Package Type: 14-Lead TSSOP 16-Bump UCSP

B. Lead Frame: Copper N/A

C. Lead Finish: Solder Plate N/A

D. Die Attach: Silver-Filled Epoxy N/A

E. Bondwire: Gold (1.0 mil dia.) N/A

F. Mold Material: Epoxy with silica filler N/A

G. Assembly Diagram: # 05-9000-0209 # 05-9000-0210

H. Flammability Rating: Class UL94-V0 Class UL94-V0

I. Classification of Moisture Sensitivity

per JEDEC standard JESD22-A112: Level 1 Level 1

#### IV. Die Information

A. Dimensions: 83 x 83 mils

B. Passivation: Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub> (Silicon nitride/ Silicon dioxide)

C. Interconnect: Aluminum/Copper/Silicon

D. Backside Metallization: None

E. Minimum Metal Width: .8 microns (as drawn)

F. Minimum Metal Spacing: .8 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO<sub>2</sub>

I. Die Separation Method: Wafer Saw

#### V. Quality Assurance Information

A. Quality Assurance Contacts:

Jim Pedicord (Manager, Rel Oprations) Bryan Preeshl (Executive Director of QA)

Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

# VI. Reliability Evaluation

#### A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4389 \times 44 \times 2}$$
 (Chi square value for MTTF upper limit)

Thermal acceleration factor assuming a 0.8eV activation energy

 $\lambda = 24.68 \times 10^{-9}$   $\lambda = 24.68 \text{ F.I.T.}$  (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure the reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on lots exceeding this level. The following Burn-In Schematic (Spec. #06-5880) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (RR-1M).

#### B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

# C. E.S.D. and Latch-Up Testing

The AS12-1 die type has been found to have all pins able to withstand a transient pulse of  $\pm$ 1500V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm$ 250mA.

# **Table 1**Reliability Evaluation Test Results

# MAX4738Exx

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	t (Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		44	0
Moisture Testin	ng (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	TSSOP UCSP	77 77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	TSSOP UCSP	77 N/A	0 N/A
Mechanical Str	ress (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010 (Note 3)	DC Parameters & functionality	TSSOP UCSP	77 77	0 0

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Package/Process data

Note 3: UCSP Temperature Cycle performed at -40°C/125°C, 1000 Cycles, ramp rate 11°C/minute, dwell=15 minutes, One cycle/hour

#### Attachment #1

TABLE II. Pin combination to be tested. 1/2/


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V <sub>PS1</sub> 3/	All V <sub>PS1</sub> pins
2.	All input and output pins	All other input-output pins

- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- 3/ Repeat pin combination I for each named Power supply and for ground


(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND,  $+V_{S}$ ,  $-V_{S}$ ,  $V_{REF}$ , etc).

# 3.4 Pin combinations to be tested.


- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., \( \lambda\_{S1} \), or \( \lambda\_{S2} \) or \( \lambda\_{S3} \) or \( \lambda\_{CC1} \), or \( \lambda\_{CC2} \)) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.



Method 3015.7 Notice 8



PKG. CODE: B16-4		SIGNATURES	DATE	CONFIDENTIAL & PROPRIETARY	
CAV./PAD SIZE:	PKG.			BOND DIAGRAM #:	REV:
l N/A	DESIGN			05-9000-0210	A



PKG. C□DE: U14-1		SIGNATURES	DATE	CONFIDENTIAL & PROPRIETARY	
CAV./PAD SIZE:	PKG.			BOND DIAGRAM #:	REV:
118×122	DESIGN			05-9000-0209	A

