



Is Now Part of



**ON Semiconductor®**

To learn more about ON Semiconductor, please visit our website at  
[www.onsemi.com](http://www.onsemi.com)

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# FSSD07

## 1-Bit / 4-Bit SD/SDIO and MMC Dual-Host Multiplexer

### Features

- On Resistance: 5Ω Typical,  $V_{DDC}=2.7V$
- $f_{toggle}$ : >75MHz
- Low On Capacitance: 6pF Typical
- Low Power Consumption: 2μA Maximum
- Supports Secure Digital (SD), Secure Digital I/O (SDIO), and Multimedia Card (MMC) Specifications
- Supports 1-Bit / 4-Bit Host Controllers ( $V_{DDH1/H2}=1.65V$  to 3.6V) Communicating with High-Voltage (2.7-3.6V) and Dual-Voltage Cards (1.65-1.95V, 2.7-3.6V)
  - $V_{DDC}=1.65$  to 3.6V,  $V_{DDH1/H2}=1.65$  to 3.6V
- 24-Lead MLP and UMLP Packages

### Applications

- Cell Phone, PDA, Digital Camera, Portable GPS, and Notebook Computer
- LCD Monitor, TV, and Set-Top Box

### Related Resources

- [FSSD07 Evaluation Board](#)
- [Evaluation Board Users Guide](#)
- For samples, questions, or board requests; please contact [analogswitch@fairchildsemi.com](mailto:analogswitch@fairchildsemi.com)

### Description

The FSSD07 is a 2:1 multiplexer that allows dual Secure Digital (SD), Secure Digital I/O (SDIO), and Multimedia Card (MMC) host controllers to share a common peripheral. The host controllers can be equal to, greater than, or less than peripheral card supply with minimal power consumption. This configuration enables dual host CMD, CLK, and D[3:0] signals to be multiplexed to a common peripheral.

The architecture includes the necessary bi-directional data and command transfer capability for single high-voltage cards or dual-voltage supply cards. The clock path is a uni-directional buffer.

Typical applications involve switching in portables and consumer applications: cell phones, digital cameras, home theater monitors, set-top boxes, and notebooks.




Figure 1. Analog Symbol Diagram

### Ordering Information

Part Number	Top Mark	Operating Temperature Range	Package Description	Packing Method
FSSD07BQX	FSSD07	-40°C to +85°C	24-Lead Molded Leadless Package (MLP), JEDEC MO-220, 3.5 x 4.5mm	Tape & Reel
FSSD07UMX	JK	-40°C to +85°C	24-Lead Ultra-thin Molded Leadless Package (UMLP), 0.4mm pitch	Tape & Reel

## Pin Configuration




Figure 2. MLP Pin Assignments




Figure 3. UMLP Pin Assignments


## Pin Definitions

Pin# MLP	Pin# UMLP	Name	Description
1	22	1DAT[2]	SDIO Common Port
2	23	OE	Output Enable (Active HIGH)
3	24	DAT[2]	SDIO Common Port
4	1	DAT[3]	
5	2	CMD	
6	3	VDDC	Power Supply (SDIO Peripheral Card Port)
7	4	GND	Ground
8	5	CLK	Clock Path Port
9	6	DAT[0]	SDIO Common Port
10	7	DAT[1]	
11	8	S	Select Pin
12	9	2DAT[1]	Host Common Port
13	10	2DAT[0]	
14	11	2CLK	Clock Path Port
15	12	VDDH2	Power Supply (Host Port)
16	13	2CMD	Host Common Port
17	14	2DAT[3]	
18	15	2DAT[2]	
19	16	1DAT[1]	
20	17	1DAT[0]	Clock Path Port
21	18	1CLK	
22	19	VDDH1	Power Supply (SDIO Host Port)
23	20	1CMD	Host Common Port
24	21	1DAT[3]	

## Truth Table

OE	S	Function
HIGH	LOW	1CMD, 1CLK, 1DAT[3:0] connected to CMD, CLK, DAT[3:0]
HIGH	HIGH	2CMD, 2CLK, 2DAT[3:0] connected to CMD, CLK, DAT[3:0]
LOW	X	CMD, DAT[3:0] ports high impedance; CLK is function of selected nCLK

### Typical Application



SD Card  
 $R_{1CMD, 2CMD} = 10k \text{ to } 100k \text{ ohm}$   
 $R_{1DAT[3:0], 2DAT[3:0]} = 10k \text{ to } 100k \text{ ohm}$

MMC Card  
 $R_{1CMD, 2CMD} = 4.7k \text{ to } 100k \text{ ohm}$   
 $R_{1DAT[3:0], 2DAT[3:0]} = 50k \text{ to } 100k \text{ ohm}$

Figure 4. Typical Application Diagram

## Functional Description

The FSSD07 enables the multiplexing of dual ASIC / baseband processor hosts to a common peripheral card or module, providing bi-directional support of the dual-voltage SD/SDIO or MMC cards available in the marketplace. Each host SDIO port has its own supply rail, such that hosts with different supplies can be interfaced to a common peripheral module or card. The peripheral card supply must be equal to or greater than the host(s) to minimize power consumption. The independent  $V_{DDC}$ ,  $V_{DDH1}$ , and  $V_{DDH2}$  are defined by the supplies connected from the application Power Management ICs (PMICs) to the FSSD07. The clock path is a uni-directional buffered path rather than a bi-directional switch port. The supplies ( $V_{DDC}$ ,  $V_{DDH1}$ , and  $V_{DDH2}$ ) have an internal termination resistor (typically  $3M\Omega$ ) to ensure the supply rails internally do not float if the application turns off one or all of these sources.

### CMD, DAT Bus Pull-ups

The CMD and DAT[3:0] ports do not have, internally, the system pull-up resistors as defined in the MMC or SD card system bus specifications. The system bus pull-up must be added external to the FSSD07. The value, within the specific specification limits, is a function of the individual application and type of card or peripheral connected. For SD card applications, the  $R_{CMD}$  and  $R_{DAT}$  pull-ups should be between  $10k\Omega$  and  $100k\Omega$ . For MMC applications, the  $R_{CMD}$  pull-ups should be between  $4.7k\Omega$  and  $100k\Omega$ , and the  $R_{DAT}$  pull-ups between  $50k\Omega$  and  $100k\Omega$ . The card-side CMD and DAT[3:0] outputs have a circuit that facilitates incident wave switching, so the external pull-up resistors ensure retention of the output high level.

The OE pin can be used to place the CMD and DAT[3:0] into high-impedance mode during power-up sequencing or when the system enters IDLE state (see *IDLE State CMD/DAT Bus "Parking"*).

### CLK Bus

The 1CLK and 2CLK inputs are bi-state buffer architectures, rather than a switch I/O, to ensure 52MHz incident wave switching. Since most host controllers also have a clock enable register bit to enable or disable the system clock when in IDLE mode, the CLK output is not disabled by the OE pin. Instead, the CLK output is a function of whichever host controller clock is selected by the S pin.

Consequently, there is always a clock path connected between the selected host and the card. The state of the CLK pin is a function of the selected host controller nCLK output pin, which facilitates retaining clock duty cycle in the system or performing read / wait operations.

### IDLE State & Power-Up CMD/DAT Bus "Parking"

The SD and MMC card specifications were written for a direct point-to-point communication between host controller and card. The introduction of the FSSD07 in that path, as an expander, requires that the functional operation and system latency not be impacted by the switch characteristics. Since there are various card formats, protocols, and configurable controllers, an OE pin is available to facilitate a fast IDLE transition for the CMD/DAT[3:0] outputs. Some controllers, rather than placing CMD/DAT into high-impedance mode, pull the outputs HIGH for a clock cycle prior to going into high-impedance mode (referred to as "parking" the output). Some legacy controllers pull their outputs HIGH versus high impedance.

If the OE pin is pulled HIGH and the controller places its command and data outputs into high-impedance (driving nCMD/nDAT[3:0]), the FSSD07 CMD/DAT[3:0] output rise time is a function of the RC time constant through the switch path. Pulling OE LOW puts the switches into high impedance, disabling communication from the host to card, and the CMD/DAT[3:0] outputs are pulled HIGH by the system pull-up resistors chosen for the application. This mechanism facilitates power-up sequencing by holding OE LOW until supplies are stable and communication between the host(s) and card is enabled.

### Power Optimization

Since the FSSD07 has multiple supplies ( $V_{DDC}$ ,  $V_{DDH1}$ , and  $V_{DDH2}$ ), the control signals have been referenced to the card peripheral side ( $V_{DDC}$ ). To minimize power consumption, current paths between supplies are isolated when one or more supplies are not present. This includes the configuration of the removal of  $V_{DDC}$  with host controller supplies remaining present.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Conditions	Min.	Max.	Unit
V <sub>DDC</sub>	Card Supply Voltage		-0.5	4.6	V
V <sub>DDH1</sub> , V <sub>DDH2</sub>	Host Controller Supply Voltage		-0.5	4.6	V
V <sub>SW</sub>	Switch I/O Voltage <sup>(1)</sup>	1DAT[3:0], 2DAT[3:0], 1CMD, 2CMD Pins	-0.5	V <sub>DDx</sub> <sup>(2)</sup> + 0.3V (4.6V maximum)	V
		DAT[3:0], CMD Pins	-0.5	V <sub>DDx</sub> <sup>(2)</sup> + 0.3V (4.6V maximum)	V
V <sub>CNTRL</sub>	Control Input Voltage <sup>(1)</sup>	S, OE	-0.5	4.6	V
V <sub>CLKI</sub>	CLK Input Voltage <sup>(1)</sup>	1CLK, 2CLK	-0.5	4.6	V
V <sub>CLKO</sub>	CLK Output Voltage <sup>(1)</sup>	CLK	-0.5	V <sub>DDx</sub> <sup>(2)</sup> + 0.3V (4.6V maximum)	V
I <sub>INDC</sub>	Input Clamp Diode Current			-50	mA
I <sub>SW</sub>	Switch I/O Current	SDIO Continuous		50	mA
I <sub>SWPEAK</sub>	Peak Switch Current	SDIO Pulsed at 1ms Duration, <10% Duty Cycle		100	mA
T <sub>STG</sub>	Storage Temperature Range		-65	+150	°C
T <sub>J</sub>	Maximum Junction Temperature			+150	°C
T <sub>L</sub>	Lead Temperature	Soldering, 10 Seconds		+260	°C
ESD	Human Body Model, JEDEC: JESD22-A114	I/O to GND		8	kV
		Supply to GND		10	
		All Other Pins		5	
	Charged Device Model, JEDEC-JESD-C101			2	

### Notes:

- The input and output negative ratings may be exceeded if the input and output diode current ratings are observed.
- V<sub>DDx</sub> references the specific SDIO port V<sub>DD</sub> rail (i.e. V<sub>DDH1</sub>, V<sub>DDH2</sub>, V<sub>DDC</sub>).

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit	
V <sub>DDC</sub>	Supply Voltage - Card Side	1.65	3.60	V	
V <sub>DDH1</sub> , V <sub>DDH2</sub>	Supply Voltage - Dual Host Controller	1.65	3.60	V	
V <sub>CNTRL</sub>	Control Input Voltage - V <sub>S</sub> , V <sub>OE</sub>	0	V <sub>DDC</sub>	V	
V <sub>CLKI</sub>	Clock Input Voltage - V <sub>CLKI</sub>	0	V <sub>DDH1/H2</sub>	V	
V <sub>SW</sub>	Switch I/O Voltage	CMD, DAT[3:0]	0	V <sub>DDC</sub>	V
		1CMD, 1DAT[3:0]	0	V <sub>DDH1</sub>	V
		2CMD, 2DAT[3:0]	0	V <sub>DDH2</sub>	V
T <sub>A</sub>	Operating Temperature	-40	+85	°C	
θ <sub>JA</sub>	Thermal Resistance, Free Air		+50	°C/W	

**DC Electrical Characteristics at 1.8V V<sub>DDC</sub>**All typical values are for V<sub>DDC</sub>=1.8V at 25°C unless otherwise specified.

Symbol	Parameter	V <sub>DDC</sub> (V)	V <sub>DDH1</sub> / V <sub>DDH2</sub> (V)	Conditions	T <sub>A</sub> =-40 to +85°C			Unit
					Min.	Typ.	Max.	
<b>Common Pins</b>								
V <sub>IK</sub>	Clamp Diode Voltage	1.80	1.80	I <sub>IK</sub> =-18mA			-1.2	V
V <sub>IH</sub>	Control Input Voltage High	1.80	1.80		1.3			V
V <sub>IL</sub>	Control Input Voltage Low	1.80	1.80				0.5	V
I <sub>IN</sub>	S, OE Input High Current	1.95	1.95	V <sub>CNTRL</sub> =0V to V <sub>DDC</sub>	-1		1	μA
I <sub>OZ</sub>	Off Leakage, Current of all ports	1.95	1.95	V <sub>SW</sub> =0V to V <sub>DDC</sub>	-1.0	0.5	1.0	μA
V <sub>OHC</sub>	CLK Output Voltage High <sup>(3)</sup>	1.95	1.95	I <sub>OH</sub> =-2mA	1.6			V
V <sub>OLC</sub>	CLK Output Voltage Low <sup>(3)</sup>	1.65	1.65	I <sub>OL</sub> =-2mA			90	mV
R <sub>ON</sub>	Switch On Resistance <sup>(4)</sup>	1.65	1.65	V <sub>CMD, DAT[3:0]</sub> =0V, I <sub>ON</sub> =-2mA Figure 5			10	Ω
ΔR <sub>ON</sub>	Delta On Resistance <sup>(3, 5)</sup>	1.65	1.65	V <sub>CMD, DAT[3:0]</sub> =0V, I <sub>ON</sub> =-2mA		0.85		Ω
<b>Power Supply</b>								
I <sub>CC(VDDC)</sub>	Quiescent Supply Current (Card)	1.95	0	V <sub>SW</sub> =0 or V <sub>DDC</sub> , I <sub>OUT</sub> =0			2	μA
I <sub>CC(VDDH1/H2)</sub>	Quiescent Supply Current (Hosts)	1.95	1.95	V <sub>SW</sub> =0 or V <sub>DDX</sub> , I <sub>OUT</sub> =0, V <sub>CLKI</sub> =V <sub>DDHX</sub> , V <sub>CLKO</sub> =Open, OE=V <sub>DDC</sub>			2	μA
ΔI <sub>HOST</sub>	Delta I <sub>CC(VDDH1, VDDH2)</sub> for One Host Powered Off	1.95	1.95 / 0 0 / 1.95	V <sub>SW</sub> =0 or V <sub>DDX</sub> , I <sub>OUT</sub> =0, V <sub>CLKI</sub> =V <sub>DDHX</sub> , V <sub>CLKO</sub> =Open, OE=V <sub>DDC</sub>			2	μA

**Notes:**

- Guaranteed by characterization, not production tested.
- On resistance is determined by the voltage drop between the switch I/O pins at the indicated current through the switch.
- ΔR<sub>ON</sub>=R<sub>ON max</sub> - R<sub>ON min</sub> measured at identical V<sub>CC</sub>, temperature, and voltage.

## DC Electrical Characteristics at 2.7V V<sub>DDC</sub>

All typical values are for V<sub>DDC</sub>=2.7V at 25°C unless otherwise specified.

Symbol	Parameter	V <sub>DDC</sub> (V)	V <sub>DDH1</sub> / V <sub>DDH2</sub> (V)	Conditions	T <sub>A</sub> =-40 to +85°C			Unit
					Min.	Typ.	Max.	
<b>Common Pins</b>								
V <sub>IK</sub>	Clamp Diode Voltage	2.7	2.7	I <sub>IK</sub> =-18mA			-1.2	V
V <sub>IH</sub>	Control Input Voltage High	2.7	2.7		1.8			
V <sub>IL</sub>	Control Input Voltage Low	2.7	2.7				0.8	
I <sub>IN</sub>	S, OE Input High Current	3.6	3.6	V <sub>CNTRL</sub> =0V to V <sub>DDC</sub>	-1		1	μA
I <sub>OZ</sub>	Off Leakage Current of all Ports	3.6	3.6	V <sub>SW</sub> =0V to V <sub>DDC</sub>	-1.0	0.5	1.0	μA
V <sub>OHC</sub>	CLK Output Voltage High <sup>(6)</sup>	2.7	2.7	I <sub>OH</sub> =-2mA	2.4			V
V <sub>OLC</sub>	CLK Output Voltage Low <sup>(6)</sup>	3.6	3.6	I <sub>OL</sub> =-2mA			90	mV
R <sub>ON</sub>	Switch On Resistance <sup>(7)</sup>	2.7	2.7	V <sub>CMD, DAT[3:0]</sub> =0V, I <sub>ON</sub> =-2mA Figure 5		5.0	8.0	Ω
ΔR <sub>ON</sub>	Delta On Resistance <sup>(6, 8)</sup>	2.7	2.7	V <sub>CMD, DAT[3:0]</sub> =0V, I <sub>ON</sub> =-2mA		0.8		Ω
<b>Power Supply</b>								
I <sub>CC(VDDC)</sub>	Quiescent Supply Current (Card)	3.6	0	V <sub>SW</sub> =0 or V <sub>DDC</sub> , I <sub>OUT</sub> =0			2	μA
I <sub>CC</sub> (VDDH1/C2)	Quiescent Supply Current (Hosts)	3.6	3.6	V <sub>SW</sub> =0 or V <sub>DDX</sub> , I <sub>OUT</sub> =0, V <sub>CLKI</sub> =V <sub>DDHX</sub> , V <sub>CLKO</sub> =Open, OE=V <sub>DDC</sub>			2	μA
ΔI <sub>HOST</sub>	Delta I <sub>CC(VDDH1, VDDH2)</sub> for One Card Powered Off	3.6	3.6 / 0 0 / 3.6	V <sub>SW</sub> =0 or V <sub>DDX</sub> , I <sub>OUT</sub> =0, V <sub>CLKI</sub> =V <sub>DDHX</sub> , V <sub>CLKO</sub> =Open, OE=V <sub>DDC</sub>			2	μA

### Notes:

6. Guaranteed by characterization, not production tested.
7. On resistance is determined by the voltage drop between the switch I/O pins at the indicated current through the switch.
8. ΔR<sub>ON</sub>=R<sub>ON max</sub> - R<sub>ON min</sub> measured at identical V<sub>CC</sub>, temperature, and voltage.



**AC Electrical Characteristics at 1.8V V<sub>DDC</sub>**All typical values are for V<sub>DDC</sub>=1.8V at 25°C unless otherwise specified.

Symbol	Parameter	V <sub>DDC</sub> (V)	V <sub>DDH1</sub> / V <sub>DDH2</sub> (V)	Conditions	T <sub>A</sub> =-40 to +85°C			Unit
					Min.	Typ.	Max.	
t <sub>ON</sub>	Turn-On Time, S, OE to CMD, DAT[3:0]	1.65 to 1.95	1.65 to 3.6	V <sub>SW</sub> =0V, R <sub>L</sub> =1kΩ, C <sub>L</sub> =20pF Figure 7, Figure 8		8	18	ns
t <sub>OFF</sub>	Turn-Off Time, S, OE to CMD, DAT[3:0]	1.65 to 1.95	1.65 to 3.6	V <sub>SW</sub> =0V, R <sub>L</sub> =1kΩ, C <sub>L</sub> =20pF Figure 7, Figure 8		6	13	ns
t <sub>RISE1</sub> / t <sub>FALL1</sub>	CMD/DAT Output Edge Rates <sup>(9)</sup>	1.65 to 1.95	1.65 to 3.6	R <sub>L</sub> =1kΩ, C <sub>L</sub> =20pF (10-90%) Figure 7, Figure 8		3		ns
t <sub>PD</sub>	Switch Propagation Delay <sup>(9)</sup>	1.65 to 1.95	1.65 to 3.6	R <sub>L</sub> =1kΩ, C <sub>L</sub> =20pF Figure 7, Figure 8		4.5	9	ns
t <sub>pLH</sub>	LH Propagation Delay 1CLK, 2CLK to CLK	1.65 to 1.95	1.65 to 3.6	C <sub>L</sub> =20pF Figure 10, Figure 11		4	6	ns
t <sub>pHL</sub>	HL Propagation Delay 1CLK, 2CLK to CLK	1.65 to 1.95	1.65 to 3.6	C <sub>L</sub> =20pF Figure 10, Figure 11		4	6	ns
t <sub>RISE2</sub> / t <sub>FALL2</sub>	CLK Output Edge Rates <sup>(9)</sup>	1.65 to 1.95	1.65 to 3.6	C <sub>L</sub> =20pF (10-90%) Figure 7, Figure 8		3		ns
O <sub>IRR</sub>	Off Isolation <sup>(9)</sup>	1.8	1.65 to 3.6	f=10MHz, R <sub>T</sub> =50Ω, C <sub>L</sub> =20pF, Figure 12		-60		dB
Xtalk	Non-Adjacent Channel Crosstalk <sup>(9)</sup>	1.8	1.65 to 3.6	f=10MHz, R <sub>T</sub> =50Ω, C <sub>L</sub> =20pF, Figure 13		-60		dB
f <sub>toggle</sub>	Clock Frequency <sup>(9)</sup>	1.8	1.65 to 3.6	C <sub>L</sub> =20pF		75		MHz

**Note:**

9. Guaranteed by characterization, not production tested.

## AC Electrical Characteristics at 3.3V V<sub>DDC</sub>

All typical values are for V<sub>DDC</sub>=3.3V at 25°C unless otherwise specified.

Symbol	Parameter	V <sub>DDC</sub> (V)	V <sub>DDH1</sub> / V <sub>DDH2</sub> (V)	Conditions	T <sub>A</sub> =-40 to +85°C			Unit
					Min.	Typ.	Max.	
t <sub>ON</sub>	Turn-On Time, S, OE to CMD, DAT[3:0]	2.7 to 3.6	1.65 to 3.6	V <sub>SW</sub> =0V, R <sub>L</sub> =1kΩ, C <sub>L</sub> =20pF Figure 7, Figure 8		8	18	ns
t <sub>OFF</sub>	Turn-Off Time, S, OE to CMD, DAT[3:0]	2.7 to 3.6	1.65 to 3.6	V <sub>SW</sub> =0V, R <sub>L</sub> =1kΩ, C <sub>L</sub> =20pF Figure 7, Figure 8		6	13	ns
t <sub>RISE1</sub> / FALL1	CMD/DAT Output Edge Rates <sup>(10)</sup>	2.7 to 3.6	1.65 to 3.6	R <sub>L</sub> =1kΩ, C <sub>L</sub> =20pF (10-90%) Figure 7, Figure 8		3		ns
t <sub>PD</sub>	Switch Propagation Delay <sup>(10)</sup>	2.7 to 3.6	1.65 to 3.6	R <sub>L</sub> =1kΩ, C <sub>L</sub> =20pF Figure 7, Figure 8		2.5	6	ns
t <sub>pLH</sub>	LH Propagation Delay 1CLK, 2CLK to CLK	2.7 to 3.6	1.65 to 3.6	C <sub>L</sub> =20pF Figure 10, Figure 11		4	6	ns
t <sub>pHL</sub>	HL Propagation Delay 1CLK, 2CLK to CLK	2.7 to 3.6	1.65 to 3.6	C <sub>L</sub> =20pF Figure 10, Figure 11		4	6	ns
t <sub>RISE2</sub> / FALL2	CLK Output Edge Rates <sup>(10)</sup>	2.7 to 3.6	1.65 to 3.6	C <sub>L</sub> =20pF (10-90%) Figure 7, Figure 8		3		ns
O <sub>IRR</sub>	Off Isolation <sup>(10)</sup>	2.7	1.65 to 3.6	f=10MHz, R <sub>T</sub> =50Ω, C <sub>L</sub> =20pF Figure 12		-60		dB
Xtalk	Non-Adjacent Channel Crosstalk <sup>(10)</sup>	2.7	1.65 to 3.6	f=10MHz, R <sub>T</sub> =50Ω, C <sub>L</sub> =20pF, Figure 13		-60		dB
f <sub>toggle</sub>	Clock Frequency <sup>(10)</sup>	2.7	1.65 to 3.6	C <sub>L</sub> =20pF		75		MHz

**Note:**

10. Guaranteed by characterization, not production tested.


## Capacitance

Symbol	Parameter	V <sub>DDC</sub> (V)	V <sub>DDH1/H2</sub> (V)	Conditions	T <sub>A</sub> =-40 to +85°C			Unit
					Min.	Typ.	Max.	
C <sub>IN(S, OE, CLK)</sub>	Control and nCLK Pin Input Capacitance <sup>(11)</sup>	0	2.7	V <sub>DDC</sub> =0V		2.5		pF
C <sub>ON</sub>	Common Port On Capacitance <sup>(11)</sup> (C <sub>DAT[3:0]</sub> , CMD)	2.7	2.7	V <sub>OE</sub> =V <sub>DDC</sub> , V <sub>bias</sub> =0.5V, f=1MHz Figure 14		7.5		pF
C <sub>OFF</sub>	Input Source Off Capacitance <sup>(11)</sup>	2.7	2.7	V <sub>OE</sub> =0V, V <sub>bias</sub> =0.5V, f=1MHz Figure 15		4		pF


**Note:**

11. Guaranteed by characterization, not production tested.

**Test Diagrams**




**Figure 5. On Resistance**




Each switch port tested separately.

**Figure 6. Off Leakage**




$R_L$ ,  $R_S$ , and  $C_L$  are functions of the application environment (see AC tables for specific values).  $C_L$  includes test fixture and stray capacitance.


**Figure 7. AC Test Circuit Load**



**Figure 8. Turn On/Off Time Waveforms**




**Figure 9. Switch Propagation Delay ( $t_{PD}$ ) Waveform**




$R_L$ ,  $R_S$  and  $C_L$  are function of application environment (see AC Tables for specific values)  
 $C_L$  includes test fixture and stray capacitance

**Figure 10. AC Test Circuit Load (CLK)**


**Test Diagrams (Continued)**




**Figure 11. CLK Propagation Delay Waveforms**




**Figure 12. Channel Off Isolation**



**Figure 13. Channel-to-Channel Crosstalk**







**Figure 14. Channel On Capacitance**



**Figure 15. Channel Off Capacitance**

THIS DRAWING IS THE PROPERTY OF FAIRCHILD SEMICONDUCTOR CORPORATION. NO USE THEREOF SHALL BE MADE OTHER THAN AS A REFERENCE FOR PROPOSALS AS SUBMITTED TO FAIRCHILD SEMICONDUCTOR CORPORATION FOR JOBS TO BE EXECUTED IN CONFORMITY WITH SUCH PROPOSALS UNLESS THE CONSENT OF SAID FAIRCHILD SEMICONDUCTOR CORPORATION HAS PREVIOUSLY BEEN OBTAINED. NO PART OF THIS DRAWING SHALL BE COPIED OR DUPLICATED OR ITS CONTENTS DISCLOSED. THE INFORMATION CONTAINED ON THIS DRAWING IS CONFIDENTIAL AND PROPRIETARY.

REVISIONS				
LTR	DESCRIPTION	EDCN	DATE	BY/APP'D
A	RELEASE TO DOCUMENT CONTROL		7-4-2003	FEITAN
B	REVISE DWG NAME AND NOTE 1.		12-11-2003	FEITAN
C	CORRECTED PIN NUMBERING AND DAP DIM REMOVED LAND PATTERN NUMBERING. REVISED NOTE 1. TOP VIEW ADDED PIN #1 DOT		17-11-2003	HALLÉN
4	CORRECTED THE LEAD LENGTH FROM 0.35~0.75 TO 0.35~0.50		26 JAN 2007	CHIPKING




NOTES:


- A. CONFORMS TO JEDEC REGISTRATION MO-220, VARIATION WFS-2 FOR DIMENSIONS ONLY. PIN NUMBERING DOES NOT COMPLY.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

MLP24Brev4


APPROVALS	DATE	Bayan Lepas, FIZ, SEMICONDUCTOR 11900, Penang, Malaysia.			
DRAWN	FEITAN		31-3-2003		
DFTG. CHK.					
ENGR. CHK.					
		24LD, MLP, QUAD, JEDEC MO-220, 3.5x4.5 MM			
PROJECTION 		SCALE	SIZE	DRAWING NUMBER	REV
		N/A	N/A	MKT-MLP24B	4
DO NOT SCALE DRAWING				SHEET 1 of 1	




TOP VIEW




SIDE VIEW - OPTION A




SIDE VIEW - OPTION B



LAND PATTERN RECOMMENDATION



DETAIL A  
SCALE 2:1



BOTTOM VIEW

NOTES:

- A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC STANDARD
- B. ALL DIMENSIONS ARE IN MILLIMETERS
- C. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN
- D. DRAWING FILENAME: MKT-UMLP24AreV E

⊕	0.10	C	A	B
	0.05	C		

**ON Semiconductor**



ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5817-1050

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)  
**Order Literature:** <http://www.onsemi.com/orderlit>  
For additional information, please contact your local  
Sales Representative

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Fairchild Semiconductor:](#)

[FSSD07UMX](#) [FSSD07BQX](#)