DATASHEET

Description

The 9FGV0831 is a member of IDT's SOC-Friendly 1.8V Very-Low-Power PCIe clock family. The device has 8 output enables for clock management, 2 different spread spectrum levels in addition to spread off and 2 selectable SMBus addresses.

Recommended Application

1.8V PCIe Gen1/2/3 clock generator

Output Features

- 8 100MHz Low-Power (LP) HCSL DIF pair
- 1 1.8V LVCMOS REF output w/Wake-On-LAN (WOL) support


Key Specifications

- DIF cycle-to-cycle jitter <50ps
- DIF output-to-output skew <50ps
- DIF phase jitter is PCIe Gen1-2-3 compliant
- REF phase jitter is < 1.5ps RMS


Features/Benefits

- LP-HCSL outputs; save 16 resistors compared to standard PCIe devices
- 62mW typical power consumption; reduced thermal concerns
- Outputs can optionally be supplied from any voltage between 1.05 and 1.8V; maximum power savings
- OE# pins; support DIF power management
- Programmable Slew rate for each output; allows tuning for various line lengths
- Programmable output amplitude; allows tuning for various application environments
- DIF outputs blocked until PLL is locked; clean system start-up
- Selectable 0%, -0.25% or -0.5% spread on DIF outputs; reduces EMI
- External 25MHz crystal; supports tight ppm with 0 ppm synthesis error
- Configuration can be accomplished with strapping pins; SMBus interface not required for device control
- 3.3V tolerant SMBus interface works with legacy controllers
- Selectable SMBus addresses; multiple devices can easily share an SMBus segment
- Space saving 48-pin 6x6 mm VFQFPN; minimal board space

Block Diagram



Pin Configuration



vv prefix indicates internal 60KOhm pull down resistor prefix indicates internal 120KOhm pull down resistor v

^ prefix indicates internal 120KOhm pull up resistor

SMBus Address Selection Table

	SADR	Address	+ Read/Write Bit
State of SADR on first application	0	1101000	Х
of CKPWRGD_PD#	1	1101010	Х

Power Management Table

CKPWRGD PD#	SMBus		DIFx		REF
	OE bit	OEx#	True O/P	Comp. O/P	
0	Х	Х	Low	Low	Hi-Z ¹
1	1	0	Running	Running	Running
1	0	1	Low	Low	Low

1. REF is Hi-Z until the 1st assertion of CKPWRGD_PD# high. After this, when CKPWRG_PD# is low, REF is Low.

Power Connections

Pin Number		Description	
VDD	VDDIO	GND	Description
5		2	XTAL OSC
6		8	REF Power
12		9	Digital (dirty) Power
20,38	13,21,31,39, 47	22,29,40	DIF outputs
30		29	PLL Analog

Pin Descriptions


1 VSS_EN_In LATCHED Latched select input to select spread opertum amount at initial power up : 2 GNDXTAL GND GRN for XTAL GND for XTAL 3 X1_25 IN Crystal input, Nominally 25.00MHz. 4 X2 OUT Crystal output. 5 VDDXTAL1.8 PWR Power supply for XTAL, nominal 1.8V 6 VDDREF1.8 PWR Power supply for XTAL, nominal 1.8V 7 vSADR/REF1.8 PWR VDD for REF output. nominal 1.8V 8 GNDREF GND Ground pin for the REF output. 9 GNDDIG GND Ground pin for the REF output. 10 SCLK_3.3 IN Clock pin of SMBus circuitry. 3.3V tolerant. 11 SIDTA 3.3 I/O Data pin for SMBus circuitry. 3.3V tolerant. 12 VDDDIO PWR Power supply for differential outputs 14 vOE0# IN 1-elisable outputs, 0.3 enable outputs 15 DIF0 OUT Differential true clock output 14 VDDOI PVWR Power supply or differential outputs 15 DIF0 OUT Di	PIN #	PIN NAME	TYPE	DESCRIPTION
1 NS_EN_LIN IN 1 = -0.5% spread, M = -0.25%, 0 = Spread Off 2 GNDXTAL GND GND GND GND 4 X2 OUT Crystal input, Nominally, 25.00MHz. 5 VDDXTAL1.8 PWR PWR ever supply for XTAL, nominal 1.8V 6 VDDREF1.8 PWR VDD for REF output. nominal 1.8V. 7 vSADR/REF1.8 LATCHED Latch to select SMBus Address/1.8V LVCMOS copy of X1/REFIN pin 10 SCLK, 3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 11 SDATA, 3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 12 VDDIOI PWR PWR 18.9V digital power) 13 VDDIO PWR Power supply for differential outputs 14 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 15 DIF0 OUT Differential true clock output 16 DIF1 OUT Differential complementary clock output 19 DIF1 OUT Differential core clock output 19 DIF1 OUT Differential true clock output				
2 GNDXTAL GND for XTAL 3 X1_25 IN Crystal input, Nominally 25.00MHz. 4 X2 OUT Crystal output. 5 VDDXTAL1.8 PWR Power supply for XTAL, nominal 1.8V 6 VDDREF1.8 PWR VDD for REF output. nominal 1.8V. 7 vSADR/REF1.8 LATCHED I/O Latch to select SMBus Address/1.8V LVCMOS copy of X1/REFIN pin 9 GNDDIG GND Ground pin for the REF outputs. GND 9 GNDDIG GND Ground pin for the REF outputs. GND 10 SCLK 3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 11 SDATA.3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 12 VDDDIG1.8 PWR Nactive low input for enabling DIF pair 0. This pin has an internal pull-down. 14 vOE0# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 15 DIF0 OUT Differential reclock output 16 DIF4 OUT Differential complementary clock output 17 vOE1# IN Active low input for enabling DIF pair 2. This pin h	1	VSS_EN_tri		
3 X1_25 IN Crystal input, Nominally 25.00MHz. 4 X/2 OUT Crystal output. 5 VDDXTAL1.8 PWR Power supply for XTAL, nominal 1.8V. 6 VDDREF1.8 PWR Power supply for XTAL, nominal 1.8V. 7 VSADR/REF1.8 LATCHED Latch to select SMBus Address/1.8V LVCMOS copy of X1/REFIN pin 8 GNDDIG GND Ground pin for digital circuitry. 9 GNDDIG GND Ground pin for digital circuitry. 10 SCLK 3.3 IN Clock pin of SMBus circuitry. 3.3V tolerant. 11 SDATA_3.3 I/O Data pin for SMBus circuitry. 3.3V tolerant. 12 VDDIO PWR Power supply for differential outputs 13 VDE0 PWR Power supply for differential outputs 14 VOE0# IN 1 =disable outputs. 0 = enable outputs 15 DIF0 OUT Differential true clock output 16 DIF0# OUT Differential true clock output 19 DIF1 OUT Differential complementary clock output 21 VDD10 PWR	2	GNDXTAL		
4 X2 OUT Crystal output. 5 VDDXTAL1.8 PWR Power supply for XTAL, nominal 1.8V. 7 VSADRVREF1.8 LATCHED I/O Latch to select SMBus Address/1.8V LVCMOS copy of X1/REFIN pin I/O 8 GNDREF GND Ground pin for digital circuitry. 9 GNDDIG GND Ground pin for digital circuitry. 10 SCLK_3.3 IN Clock pin of SMBus circuitry. 3.3V tolerant. 11 SDDIG PWR Power supply for differential outputs 14 VOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 1 elsable outputs. 15 DIF0 OUT Differential Complementary clock output 16 DIF0 OUT Differential Complementary clock output 17 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 0 18 DIF1# OUT Differential Complementary clock output 20 VDD1.8 PWR Power supply for differential outputs <td></td> <td></td> <td></td> <td></td>				
5 VDDXTAL1.8 PWR Power supply for XTAL, nominal 1.8V. 6 VDDREF1.8 PWR VDD for REF output. nominal 1.8V. 7 vSADR/REF1.8 LATCHED I/O Latch to select SMBus Address/1.8V LVCMOS copy of X1/REFIN pin 8 GNDDIG GND Ground pin for the REF outputs. 9 GNDDIG GND Corund pin for digital circuitry. 10 SCLK 3.3 IN Clock pin of SMBus circuitry. 11 SDATA.3.3 I/O Data pin for SMBus circuitry. 3.V tolerant. 12 VDDDIG1.8 PWR Power supply for differential outputs 13 VDDIO PWR Power supply for differential outputs 14 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 -disable outputs, 0 = enable outputs 15 DIF0 OUT Differential Complementary clock output 16 DIF1# OUT Differential Complementary clock output 17 vOE1# IN Active low input for enabling DIF pair 2. 18 <td< td=""><td></td><td></td><td></td><td></td></td<>				
6 VDDREF1.8 PWR VDD for REF output. nominal 1.8V. 7 vSADR/REF1.8 LATCHED I/O Lath to select SMBus Address/1.8V LVCMOS copy of X1/REFIN pin I/O 8 GNDREF GND Ground pin for the REF outputs. 9 GNDDIG GND Ground pin for SMBus circuitry. 3.3V tolerant. 11 SOLK_3.3 IN Clock pin of SMBus circuitry. 3.3V tolerant. 12 VDDDIG1.8 PWR Power supply for differential outputs 14 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 15 DIF0 OUT Differential Complementary clock output 16 DIF0# OUT Differential Complementary clock output 17 vOE1# IN 1=disable outputs, 0 = enable outputs 18 DIF1 OUT Differential Two clock output 21 VDDI0 PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF1# OUT Differential Two clock output 24 DIF3#				
7 vSADP/REF1.8 LATCHED I/O Latch to select SMBus Address/1.8V LVCMOS copy of X1/REFIN pin 8 GNDDIG GND Ground pin for the REF outputs. 9 GNDDIG GND Ground pin for digital circuitry 10 SCLK 3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 11 SDATA, 3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 12 VDDIO PWR Power supply for differential outputs 13 VDDIO PWR Power supply for differential outputs 14 VOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 -disable outputs, 0 = enable outputs 0 = enable outputs 16 DIFO# OUT Differential complementary clock output 17 vOE1# IN Active low input so (- enabling DIF pair 1. This pin has an internal pull-down. 1 -disable outputs, 0 = enable outputs 0 = enable outputs 18 DIF1 OUT Differential Complementary clock output 19 DIF1# OUT Differential complementary clock output 20 VDDIO PWR Power supply for di				
I/O Ground pin for the REF outputs. 9 GNDDIG GND Ground pin for digital circuitry 10 SCLK 3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 11 SDATA, 3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 12 VDDDG1.8 PWR 1.8V digital power (dirty power) 13 VDDIO PWR Power supply for differential outputs 14 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1				· ·
9 GNDDIG GND Ground pin for digital circuitry 10 SCLK_3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 11 SDATA_3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 12 VDDIG1.8 PWR 1.8V digital power (dirty power) 13 VDDIO PWR Power supply for differential outputs 14 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 15 DIF0 OUT Differential true clock output 16 DIF0# OUT Differential complementary clock output 17 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1				
10 SCLK_3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 11 SDATA_3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 12 VDDIG1.8 PWR 1.8V digital power (dirty power) 13 VDDIO PWR Power supply for differential outputs 14 VOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs This pin has an internal pull-down. 15 DIF0 OUT Differential true clock output 16 DIF0# OUT Differential complementary clock output 17 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 19 DIF1# OUT Differential complementary clock output 20 VDDI0 PWR Power supply for differential outputs 21 VDDI0 PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2# OUT Differential Complementary clock output 24 DIF2# OUT Differential complementary clock output <tr< td=""><td></td><td></td><td></td><td></td></tr<>				
11 SDATA 3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 12 VDDIG1.8 PWR 1.8V digital power (dirty power) 13 VDDIO PWR Power supply for differential outputs 14 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 15 DIFO OUT Differential true clock output 16 DIFO# OUT Differential complementary clock output 17 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 1 = disable outputs 18 DIF1 OUT Differential true clock output 19 DIF1# OUT Differential true clock output 20 VDDI0 PWR Power supply, nominal 1.8V 21 VDDI0 PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2# OUT Differential true clock output 24 DIF3# OUT Differential Complementary clock output 25 vOE2# IN	-			
12 VDDDG1.8 PWR 1.8V digital power (dirty power) 13 VDDIO PWR Power supply for differential outputs 14 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 15 DIFO OUT Differential true clock output 0 = enable outputs. 16 DIFO# OUT Differential complementary clock output 17 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs Out Differential true clock output 20 VDD1.8 PWR Power supply nominal 1.8V 21 VDDIO PWR Power supply nominal 1.8V 22 GND GND Ground pin. 23 DIF2 OUT Differential true clock output 24 DIF3 OUT Differential true clock output 27 DIF3#				
13 VDDIO PWR Power supply for differential outputs 14 VOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 15 DIF0 OUT Differential rue clock output 16 DIF0# OUT Differential rue clock output 17 VOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 18 DIF1 OUT Differential rue clock output 19 DIF1# OUT Differential rue clock output 20 VDD1.8 PWR Power supply, nominal 1.8V 21 VDDIO PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2 OUT Differential rue clock output 24 DIF2# OUT Differential rue clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs. 0 enable outputs. 26 DIF3 OUT Differential rue clock output 27 DIF3# OUT D				
14 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 15 DIF0 OUT Differential true clock output 17 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 18 DIF1 OUT Differential Complementary clock output 20 VDD1.8 PWR Power supply, nominal 1.8V 21 VDDIO PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2 OUT Differential true clock output 24 DIF2# OUT Differential true clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 26 DIF3 OUT Differential Complementary clock output 27 DIF3# OUT Differential complementary clock output 28 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 29 GNDA				
14 VOEU# IN 1 =disable outputs, 0 = enable outputs 15 DIFO OUT Differential rue clock output 16 DIFO# OUT Differential Complementary clock output 17 VOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs =enable outputs 19 DIF1 OUT Differential rue clock output 20 VDD1.8 PWR Power supply, nominal 1.8V 21 VDD0 PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2# OUT Differential true clock output 24 DIF2# OUT Differential Complementary clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 0 Eable outputs 26 DIF3 OUT Differential true clock output 27 DIF3# OUT Differential Complementary clock output 28 vOE3# IN Act	13	VDDIO	PWR	
Instruction Instruction 15 DIF0 OUT Differential true clock output 16 DIF0# OUT Differential Complementary clock output 17 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 18 DIF1 OUT Differential complementary clock output 20 VDD1.8 PWR Power supply, nominal 1.8V 21 VDD10 PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2 OUT Differential true clock output 24 DIF2# OUT Differential true clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 26 DIF3# OUT Differential complementary clock output 28 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 29 GNDA GND Ground pin for the PLL core. <	14	VOF0#	IN	
16 DIFO# OUT Differential Complementary clock output 17 VOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 18 DIF1 OUT Differential rue clock output 19 DIF1# OUT Differential complementary clock output 20 VDD1.8 PWR Power supply, nominal 1.8V 21 VDDIO PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2 OUT Differential rue clock output 24 DIF2# OUT Differential complementary clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 26 DIF3 OUT Differential rue clock output 28 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 29 GNDA GND Ground pin for the PLL core. 30 VDDA1.8 PWR Power supply for differential outputs 32 DIF4 <td></td> <td></td> <td></td> <td></td>				
17vOE1#INActive low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs18DIF1OUTDifferential true clock output19DIF1#OUTDifferential Complementary clock output20VDD1.8PWRPower supply, nominal 1.8V21VDDIOPWRPower supply for differential outputs22GNDGNDGround pin.23DIF2OUTDifferential Complementary clock output24DIF2#OUTDifferential Complementary clock output25vOE2#INActive low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs26DIF3OUTDifferential Complementary clock output27DIF3#OUTDifferential Complementary clock output28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential Complementary clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential Complementary clock output36 <td>15</td> <td></td> <td>OUT</td> <td></td>	15		OUT	
17 VOE 1# IN 1 =disable outputs, 0 = enable outputs 18 DIF1 OUT Differential true clock output 19 DIF1# OUT Differential Complementary clock output 20 VDD1.8 PWR Power supply, nominal 1.8V 21 VDDIO PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2 OUT Differential true clock output 24 DIF2# OUT Differential Complementary clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 -disable outputs, 0 = enable outputs -enable outputs 26 DIF3 OUT Differential Complementary clock output 27 DIF3# OUT Differential Complementary clock output 28 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs -enable outputs 29 GNDA GND Ground pin for the PLL core. 30 VDDIO PWR Power s	16	DIF0#	OUT	Differential Complementary clock output
18 DIF1 OUT Differential true clock output 19 DIF1# OUT Differential Complementary clock output 20 VDD1.8 PWR Power supply, nominal 1.8V 21 VDDIO PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2 OUT Differential true clock output 24 DIF2# OUT Differential Complementary clock output 24 DIF2# OUT Differential Complementary clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 0 Enable outputs 26 DIF3 OUT Differential Complementary clock output 27 DIF3# OUT Differential Complementary clock output 28 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 0 Enable outputs 29 GNDA GND Ground pin for the PLL core. 31 VDDIO	17	vOE1#	IN	
19DIF1#OUTDifferential Complementary clock output20VDD1.8PWRPower supply, nominal 1.8V21VDDIOPWRPower supply for differential outputs22GNDGNDGround pin.23DIF2OUTDifferential true clock output24DIF2#OUTDifferential complementary clock output25vOE2#INActive low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs26DIF3OUTDifferential true clock output27DIF3#OUTDifferential Complementary clock output28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential Complementary clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs38VDD1.8	- 10			
20 VDD1.8 PWR Power supply, nominal 1.8V 21 VDDIO PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2 OUT Differential true clock output 24 DIF2# OUT Differential complementary clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 26 DIF3 OUT Differential true clock output 26 DIF3 OUT Differential true clock output 27 DIF3# OUT Differential Complementary clock output 28 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 -disable outputs, 0 = enable outputs 0 enable outputs 29 GNDA GND Ground pin for the PLL core. 30 VDA1.8 PWR 1.8V power for the PLL core. 31 VDIO PWR Power supply for differential outputs 32 DIF4 OUT Differential true clock output 33 DIF4# OUT Different				
21VDDIOPWRPower supply for differential outputs22GNDGNDGround pin.23DIF2OUTDifferential true clock output24DIF2#OUTDifferential Complementary clock output25vOE2#INActive low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs26DIF3OUTDifferential true clock output27DIF3#OUTDifferential true clock output28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs38VDD1.8PWRPower supply, nominal 1.8V				
22 GND GND Ground pin. 23 DIF2 OUT Differential true clock output 24 DIF2# OUT Differential Complementary clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 26 DIF3 OUT Differential true clock output 27 DIF3# OUT Differential Complementary clock output 28 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 29 GNDA GND Ground pin for the PLL core. 30 VDDA1.8 PWR 1.8V power for the PLL core. 31 VDDIO PWR Power supply for differential outputs 32 DIF4 OUT Differential Complementary clock output 33 DIF4# OUT Differential Complementary clock output 34 vOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 35 DIF5 OUT Differential Complementary clock output <t< td=""><td></td><td></td><td></td><td></td></t<>				
23DIF2OUTDifferential true clock output24DIF2#OUTDifferential Complementary clock output25vOE2#INActive low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs26DIF3OUTDifferential true clock output27DIF3#OUTDifferential complementary clock output28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs33DIF4OUTDifferential true clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential true clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs38VDD1.8PWRPWR38PWRPower supply, nominal 1.8V				
24DIF2#OUTDifferential Complementary clock output25vOE2#INActive low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs26DIF3OUTDifferential true clock output27DIF3#OUTDifferential Complementary clock output28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs38VDD1.8PWRPower supply, nominal 1.8V				
25VOE2#INActive low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs26DIF3OUTDifferential true clock output27DIF3#OUTDifferential Complementary clock output28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDIOPWRPower supply for differential outputs32DIF4OUTDifferential Complementary clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential true clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 	23			
25VOE2#IN1 =disable outputs, 0 = enable outputs26DIF3OUTDifferential true clock output27DIF3#OUTDifferential Complementary clock output28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs38VDD1.8PWRPower supply, nominal 1.8V	24	DIF2#	OUT	
26DIF3OUTDifferential true clock output27DIF3#OUTDifferential Complementary clock output28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs38VDD1.8PWRPower supply, nominal 1.8V	25	vOE2#	IN	
27DIF3#OUTDifferential Complementary clock output28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs38VDD1.8PWRPower supply, nominal 1.8V	26			
28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs38VDD1.8PWRPower supply, nominal 1.8V				
28VOE3#IN1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential True clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs38VDD1.8PWRPower supply, nominal 1.8V	21	DIF3#	001	
29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down.35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs38VDD1.8PWRPower supply, nominal 1.8V	28	vOE3#	IN	
30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs38VDD1.8PWRPower supply, nominal 1.8V	20		GND	
31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs38VDD1.8PWRPower supply, nominal 1.8V				
32DIF4OUTDifferential true clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs38VDD1.8PWRPower supply, nominal 1.8V	-			
33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs38VDD1.8PWRPower supply, nominal 1.8V				
34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs38VDD1.8PWRPower supply, nominal 1.8V	-			
34 VOE4# IN 1 =disable outputs, 0 = enable outputs 35 DIF5 OUT Differential true clock output 36 DIF5# OUT Differential Complementary clock output 37 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 38 VDD1.8 PWR Power supply, nominal 1.8V	- ১৩		001	
35 DIF5 OUT Differential true clock output 36 DIF5# OUT Differential Complementary clock output 37 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 38 VDD1.8 PWR Power supply, nominal 1.8V	34	vOE4#	IN	
36 DIF5# OUT Differential Complementary clock output 37 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 38 VDD1.8 PWR Power supply, nominal 1.8V	35	DIF5	OUT	
37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs38VDD1.8PWRPower supply, nominal 1.8V	-			
37 VOE5# IN 1 =disable outputs, 0 = enable outputs 38 VDD1.8 PWR Power supply, nominal 1.8V				
38 VDD1.8 PWR Power supply, nominal 1.8V	37	VOE5#	IN	
	38	VDD1.8	PWR	
	39	VDDIO	PWR	Power supply for differential outputs



PIN #	PIN NAME	TYPE	DESCRIPTION
40	GND	GND	Ground pin.
41	DIF6	OUT	Differential true clock output
42	DIF6#	OUT	Differential Complementary clock output
43	vOE6#	vOE6# IN Active low input for enabling DIF pair 6. This pin has an in	
43	VOL0#		1 =disable outputs, 0 = enable outputs
44	DIF7	OUT	Differential true clock output
45	DIF7#	OUT	Differential Complementary clock output
46	vOE7#	IN	Active low input for enabling DIF pair 7. This pin has an internal pull-down.
40	VOE7#	IIN	1 =disable outputs, 0 = enable outputs
47	VDDIO	PWR	Power supply for differential outputs
			Input notifies device to sample latched inputs and start up on first high
48	48 ^CKPWRGD_PD#		assertion. Low enters Power Down Mode, subsequent high assertions exit
			Power Down Mode. This pin has internal pull-up resistor.


Pin Descriptions (cont.)

Test Loads




Alternate Differential Output Terminations

Rs	Zo	Units
33	100	Ohms
27	85	Onins



Alternate Terminations



Driving LVDS inputs

		Value		
	Receiver has	Receiver has Receiver does not		
Component	termination	have termination	Note	
R7a, R7b	10K ohm	140 ohm		
R8a, R8b	5.6K ohm	75 ohm		
Cc	0.1 uF	0.1 uF		
Vcm	1.2 volts	1.2 volts		

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9FGV0831. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	МАХ	UNITS	NOTES
Supply Voltage	VDDxx	Applies to all VDD pins	-0.5		2.5	V	1,2
Input Voltage	V _{IN}		-0.5		V_{DD} +0.5V	V	1, 3
Input High Voltage, SMBus	VIHSMB	SMBus clock and data pins			3.6V	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 2.5V.

Electrical Characteristics–Current Consumption

TA = T_{AMB:} Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
	I _{DDAOP}	VDDA, All outputs active @100MHz		6	9	mA	
Operating Supply Current	I _{DDOP}	All VDD, except VDDA and VDDIO, All outputs active @100MHz		12	15	mA	
	IDDIOOP	VDDIO, All outputs active @100MHz		28	36	mA	
Wake-on-LAN Current	I _{DDAPD}	VDDA, DIF outputs off, REF output running		0.4	1	mA	2
(CKPWRGD_PD# = '0' Byte 3, bit 5 = '1')	I _{DDPD}	All VDD, except VDDA and VDDIO, DIF outputs off, REF output running		5.5	9	mA	2
byte 5, bit 5 = 1)	I _{DDIOPD}	VDDIO, DIF outputs off, REF output running		0.04	0.1	mA	2
Powerdown Current (CKPWRGD_PD# = '0' Byte 3, bit 5 = '0')	I _{DDAPD}	VDDA, all outputs off		0.4	1	mA	
	I _{DDPD}	All VDD, except VDDA and VDDIO, all outputs off		0.6	1	mA	
	I _{DDIOPD}	VDDIO, all outputs off		0.0003	0.1	mA	

¹ Guaranteed by design and characterization, not 100% tested in production.

² This is the current required to have the REF output running in Wake-on-LAN mode (Byte 3, bit 5 = 1)

Electrical Characteristics–DIF Output Duty Cycle, Jitter, and Skew Characteristics

TA = T_{AMB:} Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Duty Cycle	t _{DC}	Measured differentially, PLL Mode	45	49.9	55	%	1,2
Skew, Output to Output	t _{sk3}	Averaging on, $V_T = 50\%$		37	50	ps	1,2
Jitter, Cycle to cycle	t _{jcyc-cyc}			12	50	ps	1,2

¹Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

Electrical Characteristics–Input/Supply/Common Parameters–Normal Operating Conditions

TA = T_{AMB}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDxx	Supply voltage for core, analog and single-ended LVCMOS outputs	1.7	1.8	1.9	V	
Output Supply Voltage	VDDIO	Supply voltage for differential Low Power Outputs	0.9975	1.05-1.8	1.9	V	
Ambient Operating	T _{AMB}	Commmercial range	0	25	70	°C	
Temperature		Industrial range	-40	25	85	_	
Input High Voltage	V _{IH}	Single-ended inputs, except SMBus	$0.75 V_{DD}$		$V_{DD} + 0.3$		
Input Mid Voltage	V _{IM}	Single-ended tri-level inputs ('_tri' suffix)	$0.4 V_{DD}$	$0.5 V_{DD}$	$0.6 V_{DD}$	V	
Input Low Voltage	V _{IL}	Single-ended inputs, except SMBus	-0.3		$0.25 V_{DD}$	V	
Output High Voltage	V _{IH}	Single-ended outputs, except SMBus. I _{OH} = -2mA	V _{DD} -0.45			V	
Output Low Voltage	VIL	Single-ended outputs, except SMBus. I _{OL} = -2mA			0.45	V	
	I _{IN}	Single-ended inputs, $V_{IN} = GND$, $V_{IN} = VDD$	-5		5	uA	
Input Current		Single-ended inputs					
Input Current	I _{INP}	V _{IN} = 0 V; Inputs with internal pull-up resistors	-200		200	uA	
		V _{IN} = VDD; Inputs with internal pull-down resistors				V v °C °C V V V V V V V uA	
Input Frequency	F _{in}	XTAL, or X1 input	23	25	27	MHz	
Pin Inductance	L _{pin}				7	nH	1
0	C _{IN}	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C _{OUT}	Output pin capacitance			pF	1	
Olly Otabilization		From V _{DD} Power-Up and after input clock		0.0	1.0	pF	10
Clk Stabilization	T _{STAB}	stabilization or de-assertion of PD# to 1st clock		0.6	1.8	ms	1,2
SS Modulation Frequency	f	Allowable Frequency	30	31.6	33	レ니ㅋ	1
33 Woodlation Trequency	f _{MOD}	(Triangular Modulation)		01.0		KI IZ	•
OE# Latency	t _{LATOE#}	DIF start after OE# assertion	1	3	3	clocks	1.3
	·LATOE#	DIF stop after OE# deassertion				V °C °C V V V V V V V V V V V V V V V V MHz nH pF pF ms kHz clocks us ns ns v V N Ns ns ns ns ns ns ns ns ns	.,e
Tdrive_PD#	t _{DRVPD}	DIF output enable after		20	300	us	1,3
T ()		PD# de-assertion					
Tfall	t _F	Fall time of single-ended control inputs			5		2
Trise	t _R	Rise time of single-ended control inputs			5		2
SMBus Input Low Voltage	VILSMB	$V_{DDSMB} = 3.3V$, see note 4 for $V_{DDSMB} < 3.3V$			0.6		
SMBus Input High Voltage	VIHSMB	V_{DDSMB} = 3.3V, see note 5 for V_{DDSMB} < 3.3V	2.1		3.6		4
SMBus Output Low Voltage	V _{OLSMB}	@ I _{PULLUP}			0.4		
SMBus Sink Current	IPULLUP	@ V _{OL}	4				<u> </u>
Nominal Bus Voltage	VDDSMB		1.7		3.6	V	<u> </u>
SCLK/SDATA Rise Time	t _{RSMB}	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t _{FSMB}	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f _{MAXSMB}	Maximum SMBus operating frequency			400	kHz	1

¹ Guaranteed by design and characterization, not 100% tested in production.

² Control input must be monotonic from 20% to 80% of input swing.

³ Time from deassertion until outputs are >200 mV

 4 For V_{DDSMB} < 3.3V, V_{IHSMB} >= 0.65 x V_{DDSMB}

Electrical Characteristics–DIF Low Power HCSL Outputs

TA = T_{AMB;} Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	Trf	Scope averaging on fast setting	1.8	2.7	4.4	V/ns	1,2,3
Siew fale	In	Scope averaging on slow setting	1.4	2.1	3.4	V/ns	1,2,3
Slew rate matching	∆Trf	Slew rate matching, Scope averaging on		4	20	%	1,2,4
Voltage High	V _{HIGH}		660	793	850	mV	7
Voltage Low	V _{LOW}	using oscilloscope math function. (Scope averaging on)	-150	16	150	IIIV	7
Max Voltage	Vmax	Measurement on single ended signal using		831	1150	mV	7
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	-95		mv	7
Vswing	Vswing	Scope averaging off	300	1555		mV	1,2,7
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	429	550	mV	1,5,7
Crossing Voltage (var)	∆-Vcross	Scope averaging off		12	140	mV	1,6,7

¹Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus amplitude settings.

Electrical Characteristics–DIF Output Phase Jitter Parameters

TA = T_{AMB}: Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	IND. LIMIT	UNITS	Notes
	t _{jphPCleG1}	PCIe Gen 1		25	35	86	ps (p-p)	1,2,3
	t _{jphPCleG2}	PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.9	1.1	3	ps (rms)	1,2,3
Phase Jitter, PLL Mode ⁴		PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		1.6	1.9	3.1	ps (rms)	1,2,3
Thase sinter, T LL Wode	t _{jphPCleG3}	PCIe Gen 3 Common Clock Architecture (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)		0.36	0.5	1	ps (rms)	1,2,3
	t _{jphPCleG3SRn} S	PCIe Gen 3 Separate Reference No Spread (SRnS) (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)		0.36	0.5	0.7	ps (rms)	1,2,3

¹ Guaranteed by design and characterization, not 100% tested in production.

² See http://www.pcisig.com for complete specs

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

⁴ Applies to all differential outputs

Electrical Characteristics-REF

TA = T_{AMB;} Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

· · · AND, · · · · · · · · · · · · · · · · · · ·		J					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
Long Accuracy	ppm	see Tperiod min-max values		0		ppm	1,2
Clock period	T _{period}	25 MHz output		40		ns	2
Rise/Fall Slew Rate	t _{rf1}	Byte 3 = 1F, 20% to 80% of VDDREF	0.6	1	1.6	V/ns	1
Rise/Fall Slew Rate	t _{rf1}	Byte 3 = 5F, 20% to 80% of VDDREF	0.9	1.4	2.2	V/ns	1,3
Rise/Fall Slew Rate	t _{rf1}	Byte 3 = 9F, 20% to 80% of VDDREF	1.1	1.7	2.7	V/ns	1
Rise/Fall Slew Rate	t _{rf1}	Byte 3 = DF, 20% to 80% of VDDREF	1.1	1.8	2.9	V/ns	1
Duty Cycle	d _{t1X}	$V_T = VDD/2 V$	45	49.1	55	%	1,4
Duty Cycle Distortion	d _{tcd}	$V_T = VDD/2 V$	0	2	4	%	1,5
Jitter, cycle to cycle	t _{jcyc-cyc}	$V_T = VDD/2 V$		19.1	250	ps	1,4
Noise floor	t _{jdBc1k}	1kHz offset		-129.8	-105	dBc	1,4
Noise floor	t _{jdBc10k}	10kHz offset to Nyquist		-143.6	-115	dBc	1,4
Jitter, phase	t _{jphREF}	12kHz to 5MHz		0.63	1.5	ps (rms)	1,4

¹Guaranteed by design and characterization, not 100% tested in production.

² All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REF is trimmed to 25.00 MHz

³ Default SMBus Value

⁴ When driven by a crystal.

⁵ When driven by an external oscillator via the X1 pin, X2 should be floating.

Clock Periods–Differential Outputs with Spread Spectrum Disabled

			Measurement Window							
	Center	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
SSC OFF	Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	100.00	9.94900		9.99900	10.00000	10.00100		10.05100	ns	1,2

Clock Periods–Differential Outputs with Spread Spectrum Enabled

			Measurement Window							
Cont	Center	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock]	
SSC ON	Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns	1,2

¹Guaranteed by design and characterization, not 100% tested in production.

² All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REF is trimmed to 25.00 MHz

General SMBus Serial Interface Information

How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will **acknowledge**
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Blo	ock \	Write Operation
Controll	er (Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave A	Address		
WR	WRite		
			ACK
Beginning	g Byte = N		
			ACK
Data Byte	Count = X		
			ACK
Beginnin	ng Byte N		
			ACK
0		×	
0		X Byte	0
0		e	0
			0
Byte N	+ X - 1		
			ACK
Р	stoP bit		

Note: SMBus address is latched on SADR pin.

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- · Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block R	Read C	Deration
Со	ntroller (Host)		IDT (Slave/Receiver)
Т	starT bit		
S	ave Address		
WR	WRite		
		_	ACK
Beg	Beginning Byte = N		
		_	ACK
RT	Repeat starT	_	
S	ave Address		
RD	ReaD		
			ACK
			Data Byte Count=X
	ACK		
		_	Beginning Byte N
	ACK		
		e	0
	0	X Byte	0
	0	×	0
	0		
	T		Byte N + X - 1
Ν	Not acknowledge		
Р	stoP bit		

SMBus Table: Output Enable Register ¹

Byte 0	Name	Control Function	Туре	0	1	Default
Bit 7	DIF OE7	Output Enable	RW	Low/Low	Enabled	1
Bit 6	DIF OE6	Output Enable	RW	Low/Low	Enabled	1
Bit 5	DIF OE5	Output Enable	RW	Low/Low	Enabled	1
Bit 4	DIF OE4	Output Enable	RW	Low/Low	Enabled	1
Bit 3	DIF OE3	Output Enable	RW	Low/Low	Enabled	1
Bit 2	DIF OE2	Output Enable	RW	Low/Low	Enabled	1
Bit 1	DIF OE1	Output Enable	RW	Low/Low	Enabled	1
Bit 0	DIF OE0	Output Enable	RW	Low/Low	Enabled	1

1. A low on these bits will overide the OE# pin and force the differential output Low/Low

SMBus Table: SS Readback and Control Register

Byte 1	Name	Control Function	Туре	0	1	Default
Bit 7	SSENRB1	SS Enable Readback Bit1	R	00' for SS_EN_tri =	0, '01' for SS_EN_tri	Latch
Bit 6	SSENRB1	SS Enable Readback Bit0	R	= 'M', '11 for S	S_EN_tri = '1'	Latch
Bit 5	SSEN_SWCNTRL	Enable SW control of SS	RW	Values in B1[7:6] control SS amount	Values in B1[4:3] control SS amount.	0
Bit 4	SSENSW1	SS Enable Software Ctl Bit1	RW ¹	00' = SS Off, '0'	1' = -0.25% SS,	0
Bit 3	SSENSW0	SS Enable Software Ctl Bit0	RW ¹	'10' = Reserved,	, '11'= -0.5% SS	0
Bit 2		Reserved		•		1
Bit 1	AMPLITUDE 1	Controls Output Amplitude	RW	00 = 0.6V	01 = 0.7V	1
Bit 0	AMPLITUDE 0		RW	10= 0.8V	11 = 0.9V	0

1. B1[5] must be set to a 1 for these bits to have any effect on the part.

SMBus Table: DIF Slew Rate Control Register

Byte 2	Name	Control Function	Туре	0	1	Default
Bit 7	SLEWRATESEL DIF7	Adjust Slew Rate of DIF7	RW	Slow Setting	Fast Setting	1
Bit 6	SLEWRATESEL DIF6	Adjust Slew Rate of DIF6	RW	Slow Setting	Fast Setting	1
Bit 5	SLEWRATESEL DIF5	Adjust Slew Rate of DIF5	RW	Slow Setting	Fast Setting	1
Bit 4	SLEWRATESEL DIF4	Adjust Slew Rate of DIF4	RW	Slow Setting	Fast Setting	1
Bit 3	SLEWRATESEL DIF3	Adjust Slew Rate of DIF3	RW	Slow Setting	Fast Setting	1
Bit 2	SLEWRATESEL DIF2	Adjust Slew Rate of DIF2	RW	Slow Setting	Fast Setting	1
Bit 1	SLEWRATESEL DIF1	Adjust Slew Rate of DIF1	RW	Slow Setting	Fast Setting	1
Bit 0	SLEWRATESEL DIF0	Adjust Slew Rate of DIF0	RW	Slow Setting	Fast Setting	1

SMBus Table: Nominal Vhigh Amplitude Control/ REF Control Register

Byte 3	Name	Control Function	Туре	0	1	Default
Bit 7	REF	Slew Rate Control	RW	00 = Slowest	01 = Slow	0
Bit 6	INET			10 = Fast	11 = Faster	1
Bit 5	REF Power Down Function	Wake-on-Lan Enable for REF	RW	REF does not run in Power Down	REF runs in Power Down	0
Bit 4	REF OE	REF Output Enable	RW	Low	Enabled	1
Bit 3		Reserved				1
Bit 2		Reserved				1
Bit 1	Reserved					1
Bit 0		Reserved				1

Byte 4 is Reserved

Byte 5 Name **Control Function** Туре 0 1 Default Bit 7 RID3 R 0 RID2 Bit 6 R 0 C rev = 0001 Revision ID RID1 R 0 Bit 5 RID0 Bit 4 R 1 Bit 3 VID3 R 0 Bit 2 VID2 R 0 VENDOR ID 0001 = IDT VID1 Bit 1 R 0 Bit 0 VID0 R 1

SMBus Table: Revision and Vendor ID Register

SMBus Table: Device Type/Device ID

Byte 6	Name	Control Function	Туре	0	1	Default
Bit 7	Device Type1	Device Type	R	00 = FGx, 01 =	DBx ZDB/FOB,	0
Bit 6	Device Type0	Device Type	R	10 = DMx, 1	0	
Bit 5	Device ID5		R			0
Bit 4	Device ID4		R	001000 binary or 08 hex		0
Bit 3	Device ID3	Device ID	R			1
Bit 2	Device ID2	Device ID	R			0
Bit 1	Device ID1		R			0
Bit 0	Device ID0		R			0

SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Туре	0	1	Default	
Bit 7		Reserved				0	
Bit 6	Reserved						
Bit 5	Reserved						
Bit 4	BC4		RW			0	
Bit 3	BC3		RW	Writing to this regist	er will configure how	1	
Bit 2	BC2	Byte Count Programming	RW	many bytes will be r	ead back, default is	0	
Bit 1	BC1		RW	= 8 b	ytes.	0	
Bit 0	BC0		RW			0	

Recommended Crystal Characteristics (3225 package)

PARAMETER	VALUE	UNITS	NOTES
Frequency	25	MHz	1
Resonance Mode	Fundamental	-	1
Frequency Tolerance @ 25°C	±20	PPM Max	1
Frequency Stability, ref @ 25°C Over Operating Temperature Range	±20	PPM Max	1
Temperature Range (commerical)	0~70	°C	1
Temperature Range (industrial)	-40~85	°C	2
Equivalent Series Resistance (ESR)	50	Ω Max	1
Shunt Capacitance (C _O)	7	pF Max	1
Load Capacitance (C _L)	8	pF Max	1
Drive Level	0.3	mW Max	1
Aging per year	±5	PPM Max	1

Notes:

1. IDT 603-25-150JA4C or FOX 603-25-150.


2. For I-temp, IDT 603-25-150JA4I or FOX 603-25-261.

Thermal Characteristics

PARAMETER	SYMBOL	CONDITIONS	PKG	TYP.	UNITS	NOTES
Thermal Resistance	θ _{JC}	Junction to Case	NDG48	33	°C/W	1
	θ_{Jb}	Junction to Base		2.1	°C/W	1
	θ _{JA0}	Junction to Air, still air		37	°C/W	1
	θ_{JA1}	Junction to Air, 1 m/s air flow	NDG40	30	°C/W	1
	θ_{JA3}	Junction to Air, 3 m/s air flow		27	°C/W	1
	θ_{JA5}	Junction to Air, 5 m/s air flow		26	°C/W	1

¹ePad soldered to board

Marking Diagrams



Notes:

1. Line 2 is the truncated part number.


2. "L" denotes RoHS compliant package.

3. "I" denotes industrial temperature grade.

4. "YYWW" is the last two digits of the year and week that the part was assembled.


5. "COO" denotes country of origin.

6. "LOT" is the lot number.



Package Outline and Dimensions (NDG48, 48-pin VFQFPN). Use Option 1.

Package Outline and Dimensions (NDG48, 48-pin VFQFPN), cont.



Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature
9FGV0831CKLF	Trays	48-pin VFQFPN	0 to +70° C
9FGV0831CKLFT	Tape and Reel	48-pin VFQFPN	0 to +70° C
9FGV0831CKILF	Trays	48-pin VFQFPN	-40 to +85° C
9FGV0831CKILFT	Tape and Reel	48-pin VFQFPN	-40 to +85° C

"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant. "C" is the device revision designator (will not correlate with the datasheet revision).

Revision History

Rev.	Issue Date	Intiator	Description	Page #
A	8/14/2012	RDW	 Changed Description, Recommended Application and DS title to say "Clock Generator" instead of "Frequency Generator" Changed Output Features text. Cleaned up the Test Load Diagrams and merged with Alternate Terminations Diagram Updated electrical tables with char data, removed "Clock Periods- Single-ended Outputs" table which was redundant. Changed integration range for phase jitter calculation of REF from "12kHz to 20MHz" to "12kHz to 5MHz" Corrected Byte 6 Added Thermal Data and Recommended Crystal tables Move to final 	1,5-9,12, 13-15
В	10/3/2012	RDW	Pin description for pin named "VDDREF1.8" is unclear due to typographical error. The pin description for pin with this name is currently, VDD for REF output. 1.8V nominal 3.3V. The correct description should be "VDD for REF output. nominal 1.8V."	3
С	1/7/2013	AT	 Added SADR column to SMBus Address Selection table. Changed VIH min. from 0.65*VDD to 0.75*VDD, VIM min. from 0.35*VDD to 0.4*VDD and max. from 0.65*VDD to 0.6*VDD, and VIL max. from 0.35*VDD to 0.25*VDD 	Various
D	2/4/2013	RDW	1. Corrected XTAL OSC GND from pin 1 to pin 2 in the Power Connections Table.	2
Е	10/15/2013	S.Lou	1. Corrected typo in ordering information part number for I-temp T&R orderable.	14
F	3/31/2014	RDW	1. Numerous, minor corrections to electrical tables, added REF output Vhigh and Vlow specification.	Various
G	7/7/2014	RDW	 Updated block diagram to latest format. Removed red highlighting of certain VDD pins. Updated IDD tables to break out Idd Suspend current. Total current did not change. General description updated to latest standard. Byte 6 b(7:6) description updated. 	Various
Н	9/29/2014	RDW	 Updated front page text and block diagram. Updated pin out to remove references to VDD Suspend pins. Using the part with collapsible power supplies did not save power and complicated board design. NO pins were changed. Updated SMBus Descriptions Simplified footnote 2 on PPM table. Updated all electrical tables to latest format. 	Various
J	11/25/2015	RDW	1. Updated POD with latest document	Various



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA

Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com

Support www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2015 Integrated Device Technology, Inc.. All rights reserved.