

Crystal-lessTM Configurable Two Output Clock Generator www.discera.com

General Description


DSC2311 is a crystal-less clock generator that is factory configurable to simultaneously output two separate frequencies from 2.3 to 170 MHz. The clock silicon generator uses proven technology to provide low jitter and high frequency stability across a wide range of supply voltages and temperatures. eliminating the external quartz crystal, crystal-less clock generators significantly enhance reliability and accelerate product development, while meeting stringent clock performance criteria for a variety of consumer electronics, communications, and storage applications.

DSC2311 has an Output Enable / Disable feature allowing it to disable the outputs when OE is low. The device is available in a space saving 6 pin 2.5 \times 2.0 mm crystalless TDFN package that uses only a single external bypass capacitor. This requires a PCB footprint equivalent to that of a 1.0 \times 1.0 mm crystal-based clock generator.

Features

- Two Simultaneous CMOS Outputs:
 - Output 1 Range: 2.3 to 170 MHzOutput 2 Range: 2.3 to 170 MHz
- Low RMS Phase Jitter: <1 ps (typ)
- High Stability: ±10, ±25, ±50 ppm
- Wide Temperature Range
 - o Automotive: -55° to 125° C
 - o Ext. Industrial: -40° to 105° C
 - o Industrial: -40° to 85° C
 - o Ext. commercial: -20° to 70° C
- High Supply Noise Rejection: -50 dBc
- High Shock & Vibration Immunity
 - o Qualified to MIL-STD-883
- High Reliability
 - 20x higher MTBF than crystal-based clock generator designs
- Supply Range of 2.25 to 3.6 V
- Short Lead Times: 2 Weeks
- Lead Free & RoHS Compliant

Block Diagram



Applications

- Consumer Electronics
- Camera and Imaging Modules
- Home Automation
- Industrial and Power Conversion
- Mobile Communications, Internet, and Sensor Devices
- Solid State, Hard Drive, and Flash Drive Storage

DSC2311 Page 1 MK-QB-P-D-130103-04



Specifications (Unless specified otherwise: T=25° C, VDD =3.3V)

Parameter		Condition	Min.	Typ.	Max.	Unit
Supply Voltage ¹	V_{DD}		2.25		3.6	V
Supply Current ²	I_{DD}	EN pin high – outputs are enabled $C_L=15pF$, $F_{01}=F_{02}=25$ MHz		25	28	mA
Frequency Stability	Δf	Includes frequency variations due to initial tolerance, temp. and power supply voltage			±10 ±25 ±50	ppm
Aging	Δf	1 year @25°C			±5	ppm
Startup Time ³	t_{SU}	T=25°C			5	ms
Input Logic Levels Input logic high Input logic low	V_{IH}		0.75xV _{DD}		- 0.25xV _{DD}	V
Output Disable Time ⁴	t_{DA}				5	ns
Output Enable Time	t _{EN}				20	ns
Pull-Up Resistor ²		Pull-up exists on all digital IO		40		kΩ
Output Logic Levels Output logic high Output logic low	V _{OH} V _{OL}	I=±6mA	0.9xV _{DD}		- 0.1xV _{DD}	V
Output Transition time ⁴ Rise Time Fall Time	t _R t _F	20% to 80% C _L =15pf		1.1 1.4	2 2	ns
Frequency	f_0	Commercial/Industrial temp range Automotive temp range	2.3		170 100	MHz
Output Duty Cycle	SYM		45		55	%
Period Jitter ⁵	J_{PER}	$F_{O1}=F_{O2}=25 \text{ MHz}$		3		ps _{RMS}
Integrated Phase Noise	J _{CC}	200kHz to 20MHz @ 25 MHz 100kHz to 20MHz @ 25 MHz 12kHz to 20MHz @ 25 MHz		0.3 0.38 1.7	2	ps _{RMS}

- Pin 4 V_{DD} should be filtered with 0.01uf capacitor. Output is enabled if Enable pad is floated or not connected. t_{su} is time to 100PPM stable output frequency after V_{DD} is applied and outputs are enabled. Output Waveform and Test Circuit figures below define the parameters. Period Jitter includes crosstalk from adjacent output.


Absolute Maximum Ratings

Item	Min	Max	Unit	Condition
Supply Voltage	-0.3	+4.0	V	
Input Voltage	-0.3	V _{DD} +0.3	V	
Junction Temp	-	+150	°C	
Storage Temp	-55	+150	°C	
Soldering Temp	-	+260	°C	40sec max.
ESD	-		V	
HBM		4000		
MM		400		
CDM		1500		

DSC2311 MK-QB-P-D-130103-04




Solder Reflow Profile



6 QFN MSL 1 @ 260°C refer to JSTD-020C				
Ramp-Up Rate (200°C to Peak Temp)	3°C/Sec Max.			
Preheat Time 150°C to 200°C	60-180 Sec			
Time maintained above 217°C	60-150 Sec			
Peak Temperature	255-260°C			
Time within 5°C of actual Peak	20-40 Sec			
Ramp-Down Rate	6°C/Sec Max.			
Time 25°C to Peak Temperature	8 min Max.			


OE Function and Output Waveform: LVCMOS




DSC2311 Page 3 MK-QB-P-D-130103-04



Package Dimensions



Ordering Information



DSC2311 Page 4 MK-QB-P-D-130103-04



Output Clock Frequencies

Output frequencies are factory configured to individual customer and product requirements, subject to output control and divider limitations. Contact sales with your custom frequency needs.

Frequency Code	Freq out 1 MHz	Freq Out 2 MHz
R0001	127	127
R0002	25	125

<u>Disclaimer:</u>

Discera makes no warranty of any kind, express or implied, with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Discera reserves the right to make changes without further notice to materials described herein. Discera does not assume any liability arising from the application or use of any product or circuit described herein. Discera does not authorize its products for use a critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Discera's product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Discera against all charges.

DISCERA, Inc. • Phone: +1 (408) 432-8600

1961 Concourse Drive, San Jose, California 95131
• Fax: +1 (408) 432-8609 • Email: sales@discera.com

www.discera.com