



ALL RIGHTS RESERVED. NO PORTION OF THIS PUBLICATION, WHETHER IN WHOLE OR IN PART, CAN BE REPRODUCED WITHOUT THE EXPRESS WRITTEN CONSENT OF SPC TECHNOLOGY.

SPC-F005.DWG


REVISIONS

DOC. NO. SPC-F005 * Effective: 7/8/02 * DCP No: 1398

DCP #	REV	DESCRIPTION	DRAWN	DATE	CHECKD	DATE	APPRVD	DATE
1262	A	RELEASED	HO	8/5/02	JWM	8/5/02	DJC	8/5/02

TO-92

DIM.	MIN.	MAX.
A	4.32	5.33
B	4.45	5.20
C	3.18	4.19
D	0.41	0.55
E	0.35	0.50
F	5°	
G	1.14	1.40
H	1.14	1.53
K	12.70	-



Description

A PN unijunction transistor in a TO-92 type package designed for use in pulse and timing circuits, sensing circuits and thyristor trigger circuits

Absolute Maximum Ratings: ($T_A = +25^\circ\text{C}$ unless otherwise specified)
 - Power Dissipation, P_D : 300mW

Derate Above 25°C : $3.0\text{mW}/^\circ\text{C}$
 - RMS Emitter Current, $I_{E(RMS)}$: 50mA
 - Peak Pulse Emitter Current (Note 1) Current, i_E : 1.5A
 - Emitter Reverse Voltage, V_{B2E} : 30V
 - Interbase Voltage, V_{B2B1} : 35V

- Operating Junction Temperature Range, T_J : $-65^\circ\text{C} \sim +125^\circ\text{C}$
 - Storage Temperature Range, T_{stg} : $-65^\circ\text{C} \sim +150^\circ\text{C}$

Electrical Characteristics: ($T_A = +25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Intrinsic Standoff Ratio		$V_{B2B1} = 10\text{V}$, Note 3	0.56	-	0.75	-
Interbase Resistance	r_{BB}		4.0	6.0	9.1	k Ohms
Interbase Resistance Temperature Coefficient			0.1	-	0.9	%/°C
Emitter Saturation Voltage	$V_{EB1(sat)}$	$V_{B2B1} = 10\text{V}$, $I_E = 50\text{mA}$, Note 4	-	2.5	-	V
Modulated Interbase Current	$I_{B2(mod)}$	$V_{B2B1} = 10\text{V}$, $I_E = 50\text{mA}$	-	15	-	mA
Emitter Reverse Current	I_{EB20}	$V_{B2E} = 30\text{V}$, $I_{B1} = 0$	-	0.005	1.0	μA
Peak Point Emitter Current	I_p	$V_{B2B1} = 25\text{V}$	-	1	5	μA
Valley Point Current	I_v	$V_{B2B1} = 20\text{V}$, $R_{B2} = 100\text{ Ohms}$, Note 4	2	5	-	mA
Base-One Peak Pulse Voltage	V_{OB1}		3	6	-	V

Notes:

- Duty Cycle $\leq 1\%$, PRR = 10PPS.
- Based upon power dissipation at $T_A = +25^\circ\text{C}$.
- Intrinsic standoff ratio is essentially constant with temperature and interbase voltage and is defined by the equation:

$$V_p = V_{BB} + V_D$$

- where: V_p = Peak Point Emitter Voltage; V_{BB} = Interbase Voltage; V_D = Junction Diode Drop ($\sim 0.5\text{V}$)
- Use pulse techniques: Pulse Width $\sim 300\mu\text{s}$, Duty Cycle $\leq 2\%$ to avoid internal heating due to interbase modulation which may result in erroneous readings.

DISCLAIMER: ALL STATEMENTS AND TECHNICAL INFORMATION CONTAINED HEREIN ARE BASED UPON INFORMATION AND/OR TESTS WE BELIEVE TO BE ACCURATE AND RELIABLE. SINCE CONDITIONS OF USE ARE BEYOND OUR CONTROL, THE USER SHALL DETERMINE THE SUITABILITY OF THE PRODUCT FOR THE INTENDED USE AND ASSUME ALL RISK AND LIABILITY WHATSOEVER IN CONNECTION THEREWITH.

TOLERANCES: UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE FOR REFERENCE PURPOSES ONLY.

DRAWN BY:	DATE:
HISHAM ODISH	8/5/02
CHECKED BY:	DATE:
JEFF MCVICKER	8/5/02
APPROVED BY:	DATE:
DANIEL CAREY	8/5/02

DRAWING TITLE:			
UNIJUNCTION TRANSISTOR, TO-92, PN			
SIZE	DWG. NO.	ELECTRONIC FILE	REV
A	2N4870	35C0717.DWG	A
SCALE:	NTS	U.O.M.: MILLIMETERS	SHEET: 1 OF 1