

International IR Rectifier

PD - 93848A

IRF7750

HEXFET® Power MOSFET

- Ultra Low On-Resistance
- Dual P-Channel MOSFET
- Very Small SOIC Package
- Low Profile (< 1.1mm)
- Available in Tape & Reel



TSSOP-8

$V_{DSS} = -20V$
$R_{DS(on)} = 0.030\Omega$

Description

HEXFET® power MOSFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the ruggedized device design, that International Rectifier is well known for, provides the designer with an extremely efficient and reliable device for battery and load management.

The TSSOP-8 package has 45% less footprint area than the standard SO-8. This makes the TSSOP-8 an ideal device for applications where printed circuit board space is at a premium. The low profile (<1.1mm) allows it to fit easily into extremely thin environments such as portable electronics and PCMCIA cards.

Absolute Maximum Ratings

	Parameter	Max.	Units
V_{DS}	Drain- Source Voltage	-20	V
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ -4.5V$	± 4.7	A
$I_D @ T_C = 70^\circ C$	Continuous Drain Current, $V_{GS} @ -4.5V$	± 3.8	
I_{DM}	Pulsed Drain Current ①	± 38	
$P_D @ T_C = 25^\circ C$	Power Dissipation	1.0	W
$P_D @ T_C = 70^\circ C$	Power Dissipation	0.64	
	Linear Derating Factor	0.008	W/°C
V_{GS}	Gate-to-Source Voltage	± 12	V
T_J, T_{STG}	Junction and Storage Temperature Range	-55 to + 150	°C

Thermal Resistance

	Parameter	Max.	Units
$R_{\theta JA}$	Maximum Junction-to-Ambient③	125	°C/W

www.irf.com


1



Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)





	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	-20	—	—	V	$V_{GS} = 0V, I_D = -250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.012	—	V/ $^\circ\text{C}$	Reference to 25°C , $I_D = -1\text{mA}$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	—	0.030	Ω	$V_{GS} = -4.5V, I_D = -4.7A$ ②
		—	—	0.055		$V_{GS} = -2.5V, I_D = -3.8A$ ②
$V_{GS(th)}$	Gate Threshold Voltage	-0.45	—	-1.2	V	$V_{DS} = V_{GS}, I_D = -250\mu A$
g_{fs}	Forward Transconductance	11	—	—	S	$V_{DS} = -10V, I_D = -4.7A$
I_{DSS}	Drain-to-Source Leakage Current	—	—	-1.0	μA	$V_{DS} = -20V, V_{GS} = 0V$
		—	—	-25		$V_{DS} = -16V, V_{GS} = 0V, T_J = 70^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	-100	nA	$V_{GS} = -12V$
	Gate-to-Source Reverse Leakage	—	—	100		$V_{GS} = 12V$
Q_g	Total Gate Charge	—	26	39	nC	$I_D = -4.7A$
Q_{gs}	Gate-to-Source Charge	—	3.9	5.8		$V_{DS} = -16V$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	8.0	12		$V_{GS} = -5.0V$ ②
$t_{d(on)}$	Turn-On Delay Time	—	15	—	ns	$V_{DD} = -10V$
t_r	Rise Time	—	54	—		$I_D = -1.0A$
$t_{d(off)}$	Turn-Off Delay Time	—	180	—		$R_D = 10\Omega$
t_f	Fall Time	—	210	—		$R_G = 24\Omega$ ②
C_{iss}	Input Capacitance	—	1700	—	pF	$V_{GS} = 0V$
C_{oss}	Output Capacitance	—	380	—		$V_{DS} = -15V$
C_{rss}	Reverse Transfer Capacitance	—	270	—		$f = 1.0\text{MHz}$

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	-1.0	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	-38		
V_{SD}	Diode Forward Voltage	—	—	-1.2	V	$T_J = 25^\circ\text{C}, I_S = -1.0A, V_{GS} = 0V$ ②
t_{rr}	Reverse Recovery Time	—	26	39	ns	$T_J = 25^\circ\text{C}, I_F = -1.0A$
Q_{rr}	Reverse Recovery Charge	—	16	24	nC	$di/dt = 100A/\mu s$ ②

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. ③ When mounted on 1 inch square copper board, $t < 10$ sec
- ② Pulse width $\leq 300\mu s$; duty cycle $\leq 2\%$.



IRF7750




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Threshold Voltage Vs. Temperature




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10. Typical Power Vs. Time




Fig 11. Typical Effective Transient Thermal Impedance, Junction-to-Ambient




Fig 12. Normalized On-Resistance Vs. Temperature




Fig 13. Typical On-Resistance Vs. Drain Current





Fig 14. Typical On-Resistance Vs. Gate Voltage

TSSOP-8 Package Outline



LEAD ASSIGNMENTS



NOTES

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- DIMENSIONS ARE SHOWN IN MILLIMETERS AND INCHES.
- CONTROLLING DIMENSION: MILLIMETER.
- DATUM PLANE H IS LOCATED AS SHOWN.
- DATUM A AND B TO BE DETERMINED AT DATUM PLANE H.
- DIMENSIONS D AND E1 ARE MEASURED AT DATUM PLANE H.
- DIMENSION L IS THE LEAD LENGTH FOR SOLDERING TO A SUBSTRATE.
- OUTLINE CONFORMS TO JEDEC OUTLINE MO-153AA.