



**Nuvoton**  
**N-Channel FET Synchronous Buck**  
**Regulator Controller**

**W83321S**

**W83321G**



**W83321S**  
**Data Sheet Revision History**

	PAGES	DATES	VERSION	VERSION ON WEB	MAIN CONTENTS
1		2004/3/19	0.5	N.A	All versions before 0.5 are for internal use only.
2	5	2005/1/21	0.51	N.A	1. Add Pb-free part no:W83321G 2. Add separate VCC12 rail for VBOOT application circuit.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.

**LIFE SUPPORT APPLICATIONS**

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.



**Table of Content-**

1.	GENERAL DESCRIPTION .....	4
2.	FEATURES .....	4
3.	APPLICATIONS .....	5
4.	PIN-OUT .....	5
5.	PIN DESCRIPTION.....	6
6.	INTERNAL BLOCK DIAGRAM .....	7
7.	APPLICATION CIRCUIT .....	8
8.	LAYOUT PLACEMENT .....	9
9.	ELECTRICAL CHARACTERISTICS.....	10
10.	TYPICAL OPERATING WAVEFORMS .....	11
11.	PACKAGE DIMENSION OUTLINE.....	16
12.	ORDERING INSTRUCTION .....	17
13.	HOW TO READ THE TOP MARKING .....	17



## 1. GENERAL DESCRIPTION

The W83321S is a high-speed, N-Channel synchronous buck regulator controller. The W83321S employs fixed-frequency voltage-mode PWM control architecture. Both high-side and low-side MOSFETs are lower cost N-Channel type. The regulator is biased from a 5V rail and the power for the high-side MOSFET can be supplied by a separate 12V rail or supplied from a local charge pump.

Current limit is achieved by monitoring the voltage drop across the on resistance of the low-side MOSFET. This method eliminates the requirement of extra current sensing resistor and avoids false trigger of OC protection when  $V_{IN}$  varies. The adaptive non-overlapping MOSFET gate drivers help avoid potential shoot-through problems while maintaining high efficiency.

## 2. FEATURES


- Operates from +5V Input
- 0.8V to VIN Output Range
  - 0.8V Internal Reference
  - $\pm 1.5\%$  Over Line Voltage and Temperature
- Drives N-Channel MOSFETs
- Simple Single-Loop Control Design
  - Voltage-Mode PWM Control
- Fast Transient Response
- Lossless, Programmable Overcurrent Protection
  - Uses Lower MOSFET's  $R_{ds(on)}$
  - Current limit without sense resistor
- Small Converter Size
  - 250 kHz Fixed Frequency Oscillator
  - Internal Soft Start
  - Tiny plastic SOP-8 package



### 3. APPLICATIONS

- Motherboard Power Supplies Regulation
- Subsystem Power Supplies
  - PCI/AGP/GTL+ Buses
  - ACPI Power Control
  - SSTL-2 and DDR SDRAM Bus Termination Supply
- Cable Modems, Set Top Boxes, and DSL Modems
- DSP and Core Communications Processor Supplies
- Memory Power Supplies
- Personal Computer Peripherals
- Industrial Power Supplies
- 5V-Input DC-DC Regulators
- Low-Voltage Distributed Power Supplies


### 4. PIN-OUT



## 5. PIN DESCRIPTION

PIN	NAME	FUNCTION
1	<b>BOOT</b>	Supply rail for the high-side MOSFET driver. A bootstrap circuit may be used to create a BOOT voltage or a separate 12V supply can be used.
2	<b>UGATE</b>	Gate drive for the high-side N-channel MOSFET. This pin is also monitored by the adaptive shoot through protection circuitry to determine when the high-side MOSFET has turned off.
3	<b>GND</b>	Ground for analog circuit. Connect it to system ground.
4	<b>LGATE</b>	Gate drive for the low-side N-channel MOSFET. This pin is also monitored by the adaptive shoot through protection circuitry to determine when the low-side MOSFET has turned off.
5	<b>VCC</b>	+5V supply rail for the lower gate driver and control logic circuit.
6	<b>FB</b>	Inverting Input of the Error Amplifier. This pin is available for compensation of the control loop.
7	<b>COMP</b>	Internal Error Amplifier Output Pin. This pin is available for compensation of the control loop and pulling this pin low with an open drain device will shutdown the IC.
8	<b>ISEN</b>	Current limit threshold setting. Connect a resistor ( $R_{OCSET}$ ) between this pin and the drain of the low-side MOSFET.

## 6. INTERNAL BLOCK DIAGRAM



### MOSFET Gate Drivers

Power for the high-side driver is through the BOOT pin. This voltage can be supplied by a separate, higher voltage source, or supplied from a local charge pump structure or even the combination of the two.

Since the voltage of the low-side MOSFET gate and the high-side MOSFET gate are being monitored to determine the state of the MOSFET, it should be considered carefully to add external components between the gate drivers and their respective MOSFET gates. Doing so may interfere with the shoot-through protection.

### Current Limit (Over current protection)

Current limit is realized by sensing the voltage across the low-side MOSFET while it is on. This method enhances the converter's efficiency and reduces cost by eliminating a current sensing resistor.

While low-side MOSFET is turned on, a constant current of 90µA is forced through  $R_{OCSET}$  which is an external resistor connected between phase and ISEN, causing a fixed voltage drop. This fixed voltage is compared against  $V_{DS}$  and if the latter is higher, the chip enters current limit mode. In the current limit mode both the high-side and low-side MOSFETs are turned off. After a 25ms delay, a soft-start cycle is initiated. If the cause of the overcurrent is still present after the delay interval, the current limit




would be triggered again. The shut down - delay - soft start cycle will be repeated indefinitely until the overcurrent event has cleared.


$I_{PEAK} = (I_{OCSET} \times R_{OCSET}) / R_{DS(ON)}$   $R_{DS(ON)}$ : Low Side MOSFET Resistance

7. APPLICATION CIRCUIT

Local charge pump for VBOOT application:




Separate VCC12 rail for VBOOT application:







8. LAYOUT PLACEMENT



Layout Notes:

- 1. Put Q1 and Q2 as close as possible and using wide, short printed circuit traces between Q1 source and Q2 drain.
- 2. Put C2 and C3 to be near the Q1 drain and Q2 source nodes.
- 3. Put C1 as close as to BOOT pin.
- 4. Put C9 as close as to VCC pin.



## 9. ELECTRICAL CHARACTERISTICS


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
<b>V<sub>CC</sub> SUPPLY CURRENT</b>						
Nominal Supply	I <sub>CC</sub>	EN=V <sub>CC</sub> ; UGATE and LGATE Open	-	3	-	mA
<b>POWER-ON RESET</b>						
Rising V <sub>DD</sub> Threshold			-	4.3	4.5	V
Falling V <sub>DD</sub> Threshold			-	3.7	-	V
<b>OSCILLATOR</b>						
Free Running Frequency			200	250	300	kHz
Ramp Amplitude	ΔV <sub>OSC</sub>		-	1.5	-	V <sub>P-P</sub>
<b>REFERENCE</b>						
Reference Voltage Tolerance	V <sub>REF</sub>		-1.5	-	1.5	%
Reference Voltage			-	0.8	-	V
<b>ERROR AMPLIFIER</b>						
DC Gain			-	85	-	dB
Gain-Bandwidth			-	5.5	-	MHz
Slew Rate			-	4.1	-	V/μs
<b>GATE DRIVERS</b>						
High-side Gate Source	I <sub>HGATE-SRC</sub>	V <sub>BOOT</sub> =12V, V <sub>UGATE</sub> =6V	250	-	-	mA
High-side Gate Sink	I <sub>HGATE-SNK</sub>	V <sub>BOOT</sub> =12V, V <sub>UGATE</sub> =6V	600	-	-	mA
Low-side Gate Source	I <sub>LGATE-SRC</sub>	V <sub>CC</sub> =5V, V <sub>LGATE</sub> =2.5V	250	-	-	mA
Low-side Gate Sink	I <sub>LGATE-SNK</sub>	V <sub>CC</sub> =5V, V <sub>LGATE</sub> =2.5V	300	-	-	mA
<b>PROTECTION/DISABLE</b>						
ISEN Current Source	I <sub>SEN</sub>		72	90	108	μA
Disable Threshold	V <sub>COMP</sub>		-	0.4	-	V



10. TYPICAL OPERATING WAVEFORMS


Dead Time: VCC=5V; VOUT=2.5V

Channel 1: UGATE Channel 2: LGATE




Dead Time: VCC=5V; VOUT=2.5V

Channel 1: UGATE Channel 2: LGATE






Power On: VCC=5V; VOUT=2.5V  
 Channel 1: VCC Channel 2: VOUT




Power Off: VCC=5V; VOUT=2.5V  
 Channel 1: VCC Channel 2: VOUT






Bootstrap: VCC=5V; VOUT=2.5V

Channel 1: UGATE Channel 2: LGATE Channel 3: BOOT



Soft Start: VCC=5V; VOUT=2.5V


Channel 1: UGATE Channel 2: VOUT






Load Transient: VCC=5V; VOUT=2.5V; Cout=2200uF

Channel 3: VOUT Channel 4: Iout (Loading=0→5A)



Load Transient: VCC=5V; VOUT=2.5V; Cout=2200uF


Channel 3: VOUT Channel 4: Iout (Loading=5→0A)






Short Hiccup: VCC=5V; VOUT=2.5V; Cout=2200uF with R=0.1(ohm) load.

Channel 1: UGATE Channel 2: VOUT Channel4: Iout



11. PACKAGE DIMENSION OUTLINE

8L SOP (150mil)





## 12. ORDERING INSTRUCTION

PART NO.	PACKAGE	REMARKS
W83321S	8-pin SOP	Operation - Commercial 0~70°C
W83321G	8-pin SOP	Operation - Commercial 0~70°C Pb-free package

## 13. HOW TO READ THE TOP MARKING



Left Line: Nuvoton Logo

1<sup>st</sup> and 2<sup>nd</sup> Line: the part number, **321G** is for Pb-free package

3<sup>rd</sup> Line: Tracking Code

**323**: packages assembled in Year 03', week 23

**G**: assembly house ID; G means GR, O means OSE, etc.

**A**: the IC version



### Important Notice

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.