


# SN10KHT5541 OCTAL ECL-TO-TTL TRANSLATOR WITH 3-STATE OUTPUTS

SDZS003A – OCTOBER 1989 – REVISED OCTOBER 1990

- 10KH Compatible
- ECL and TTL Control Inputs
- Noninverting Outputs
- Flow-Through Architecture Optimizes PCB Layout
- Center Pin  $V_{CC}$ ,  $V_{EE}$ , and GND Configurations Minimize High-Speed Switching Noise
- Package Options Include “Small Outline” Packages and Standard Plastic 300-mil DIPs

**DW OR NT PACKAGE  
(TOP VIEW)**




## description

This octal ECL-to-TTL translator is designed to provide a efficient translation between a 10KH ECL signal environment and a TTL signal environment. This device is designed specifically to improve the performance and density of ECL-to-TTL CPU/bus-oriented functions such as memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

Two output-enable pins,  $\overline{OE1}$  and  $\overline{OE2}$ , are provided. These control inputs are ANDed together with  $\overline{OE1}$  being ECL compatible and  $\overline{OE2}$  being TTL compatible. This offers the choice of controlling the outputs of the device from either a TTL or ECL signal environment.

The SN10KHT5541 is characterized for operation from 0°C to 75°C.

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


**FUNCTION TABLE**

OUTPUT ENABLE		DATA INPUT A	OUTPUT (TTL)
$\overline{OE1}$	$\overline{OE2}$		Y
X	H	X	Z
H	X	X	Z
L	L	L	L
L	L	H	H

# SN10KHT5541 OCTAL ECL-TO-TTL TRANSLATOR WITH 3-STATE OUTPUTS

SDZS003A – OCTOBER 1989 – REVISED OCTOBER 1990

logic diagram (positive logic)



**SN10KHT5541**  
**OCTAL ECL-TO-TTL TRANSLATOR**  
**WITH 3-STATE OUTPUTS**

SDZS003A – OCTOBER 1989 – REVISED OCTOBER 1990

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Supply voltage, $V_{EE}$ .....	-8 V to 0 V
Input voltage (TTL) (see Note 1) .....	-1.2 V to 7 V
Input voltage (ECL) .....	$V_{EE}$ to 0 V
Voltage applied to any output in the disabled or power-off state .....	-0.5 V to 5.5 V
Voltage applied to any output in the high state .....	-0.5 V to $V_{CC}$
Input current (TTL) .....	-30 mA to 5 mA
Current into any output in the low state .....	96 mA
Operating free-air temperature range .....	0°C to 75°C
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The TTL input voltage ratings may be exceeded provided the input current ratings are observed.

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
$V_{CC}$	TTL supply voltage	4.5	5	5.5	V
$V_{EE}$	ECL supply voltage	-4.94	-5.2	-5.46	V
$V_{IH}$	TTL high-level input voltage	2			V
$V_{IL}$	TTL low-level input voltage			0.8	V
$V_{IH}^{\ddagger}$	ECL high-level input voltage	$T_A = 0^\circ\text{C}$		-840	mV
		$T_A = 25^\circ\text{C}$	-1130	-810	
		$T_A = 75^\circ\text{C}$	-1070	-735	
$V_{IL}^{\ddagger}$	ECL low-level input voltage	$T_A = 0^\circ\text{C}$	-1950	-1480	mV
		$T_A = 25^\circ\text{C}$	-1950	-1480	
		$T_A = 75^\circ\text{C}$	-1950	-1450	
$I_{IK}$	TTL input clamp current			-18	mA
$I_{OH}$	High-level output current			-15	mA
$I_{OL}$	Low-level output current			48	mA
$T_A$	Operating free-air temperature	0		75	°C

‡ The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic levels only.



# SN10KHT5541

## OCTAL ECL-TO-TTL TRANSLATOR

### WITH 3-STATE OUTPUTS

SDZS003A – OCTOBER 1989 – REVISED OCTOBER 1990

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	$\overline{OE}2$ only	V <sub>CC</sub> = 4.5 V, V <sub>EE</sub> = -4.94 V, I <sub>I</sub> = -18 mA				-1.2	V
I <sub>I</sub>	$\overline{OE}2$ only	V <sub>CC</sub> = 5.5 V, V <sub>EE</sub> = -5.46 V, V <sub>I</sub> = 7 V				0.1	mA
I <sub>IH</sub>	$\overline{OE}2$ only	V <sub>CC</sub> = 5.5 V, V <sub>EE</sub> = -5.46 V, V <sub>I</sub> = 2.7 V				20	μA
I <sub>IL</sub>	$\overline{OE}2$ only	V <sub>CC</sub> = 5.5 V, V <sub>EE</sub> = -5.46 V, V <sub>I</sub> = 0.5 V				-0.5	mA
I <sub>IH</sub>	Data inputs and $\overline{OE}1$	V <sub>CC</sub> = 5.5 V, V <sub>EE</sub> = -5.46 V, V <sub>I</sub> = -840 mV	T <sub>A</sub> = 0°C			350	μA
		V <sub>CC</sub> = 5.5 V, V <sub>EE</sub> = -5.46 V, V <sub>I</sub> = -810 mV	T <sub>A</sub> = 25°C			350	
		V <sub>CC</sub> = 5.5 V, V <sub>EE</sub> = -5.46 V, V <sub>I</sub> = -735 mV	T <sub>A</sub> = 75°C			350	
I <sub>IL</sub>	Data inputs and $\overline{OE}1$	V <sub>CC</sub> = 5.5 V, V <sub>EE</sub> = -5.46 V, V <sub>I</sub> = -1950 mV	T <sub>A</sub> = 0°C			0.5	μA
			T <sub>A</sub> = 25°C			0.5	
			T <sub>A</sub> = 75°C			0.5	
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V, V <sub>EE</sub> = -5.2 V ± 5%, I <sub>OH</sub> = -3 mA		2.4	3.3		V
		V <sub>CC</sub> = 4.5 V, V <sub>EE</sub> = -5.2 V ± 5%, I <sub>OH</sub> = -15 mA		2	3.1		
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V, V <sub>EE</sub> = -5.2 V ± 5%, I <sub>OL</sub> = 48 mA			0.38	0.55	V
I <sub>OZH</sub>		V <sub>CC</sub> = 5.5 V, V <sub>EE</sub> = -5.46 V, V <sub>O</sub> = 2.7 V				50	μA
I <sub>OZL</sub>		V <sub>CC</sub> = 5.5 V, V <sub>EE</sub> = -5.46 V, V <sub>O</sub> = 0.5 V				-50	μA
I <sub>OS</sub> <sup>‡</sup>		V <sub>CC</sub> = 5.5 V, V <sub>EE</sub> = -5.46 V, V <sub>O</sub> = 0		-100		-225	mA
I <sub>CCH</sub>		V <sub>CC</sub> = 5.5 V, V <sub>EE</sub> = -5.46 V			64	97	mA
I <sub>CCL</sub>		V <sub>CC</sub> = 5.5 V, V <sub>EE</sub> = -5.46 V			80	120	mA
I <sub>CCZ</sub>		V <sub>CC</sub> = 5.5 V, V <sub>EE</sub> = -5.46 V			77	116	mA
I <sub>EE</sub>		V <sub>CC</sub> = 5.5 V, V <sub>EE</sub> = -5.46 V			-22	-33	mA
C <sub>i</sub>		V <sub>CC</sub> = 5 V, V <sub>EE</sub> = -5.2 V			5		pF
C <sub>o</sub>		V <sub>CC</sub> = 5 V, V <sub>EE</sub> = -5.2 V			7		pF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, V<sub>EE</sub> = -5.2 V, T<sub>A</sub> = 25°C.


<sup>‡</sup> Not more than one output should be tested at a time and the duration of the test should not exceed 10 ms.

switching characteristics over recommended ranges of operating free-air temperature and supply voltage (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> = 50 pF, R <sub>1</sub> = 500 Ω, R <sub>2</sub> = 500 Ω			UNIT
			MIN	TYP <sup>§</sup>	MAX	
t <sub>PLH</sub>	A	Y	1.7	4	6.2	ns
t <sub>PHL</sub>			1.6	4	6.2	
t <sub>PZH</sub>	$\overline{OE}1$	Y	2.6	4.7	6.7	ns
t <sub>PZL</sub>			3.2	5.9	8.5	
t <sub>PHZ</sub>	$\overline{OE}1$	Y	2.9	5.4	7.8	ns
t <sub>PLZ</sub>			1.9	4.9	7.8	
t <sub>PZH</sub>	$\overline{OE}2$	Y	1.7	4	6.2	ns
t <sub>PZL</sub>			2.5	5.1	7.7	
t <sub>PHZ</sub>	$\overline{OE}2$	Y	2.1	4.3	6.4	ns
t <sub>PLZ</sub>			1.1	3.7	6.3	

<sup>§</sup> All typical values are at V<sub>CC</sub> = 5 V, V<sub>EE</sub> = -5.2 V, T<sub>A</sub> = 25°C.


PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE

TEST	S1
t <sub>PLH</sub>	Open
t <sub>PHL</sub>	Open
t <sub>PZH</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PLZ</sub>	Closed

LOAD CIRCUIT



ECL- INPUT PROPAGATION DELAY TIMES



ECL ENABLE AND DISABLE TIMES

TTL ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. For TTL inputs, input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. For ECL inputs, input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r \leq 0.7$  ns,  $t_f \leq 0.7$  ns.  
 D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 E. The outputs are measured one at a time with one transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN10KHT5541DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	10KHT5541	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated