MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

SLLS098A ~ MAY 1980 ~ REVISED MAY 1995

 Meets or Exceeds Requirements of ANSI EIA/TIA-422-B and ITU 		R N PAG	
Recommendation V.11	J	U	\neg
3-State, TTL-Compatible Outputs	1A []	1	16 ∏ V _{CC}
•	1Y 🛛	2	15 [] 4A
Fast Transition Times	1Z []	3	14 🕽 4Y
High-impedance inputs	1,2EN [4	13 [] 4Z
Single 5-V Supply	2Z [5	12 3,4EN
Power-Up and Power-Down Protection	2Y [6	11 🛚 3Z
•	2A [7	10] 3Y
 Designed to Be Interchangeable With 	GND (8	9 1 73A
Motorola MC3487	7		

description


The MC3487 offers four independent differential line drivers designed to meet the specifications of ANSI EIA/TIA-422-B and ITU Recommendation V.11. Each driver has a TTL-compatible input buffered to reduce current and minimize loading.

The driver outputs utilize 3-state circuitry to provide high-impedance states at any pair of differential outputs when the appropriate output enable is at a low logic level. Internal circuitry is provided to ensure a high-impedance state at the differential outputs during power-up and power-down transition times provided the output enable is low. The outputs are capable of source or sink currents of 48 mA.

The MC3487 is designed for optimum performance when used with the MC3486 quadruple line receiver. It is supplied in a 16-pin dual-in-line package and operates from a single 5-V supply.


The MC3487 is characterized for operation from 0°C to 70°C.

logic symbolt



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)






FUNCTION TABLE (each driver)

INPUT	OUTPUT	OUTF	PUTS
INPUT	ENABLE	Y	Z
Н	Н	Н	L
) L	Н	L	Н
×	L	Z	Z

H = TTL high level, L = TTL low level, X = irrelevant, Z = High impedance

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	8 V
Input voltage, V ₁	5.5 V
Output voltage, VO	7 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N pa	ckage 260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential output voltage, VOD, are with respect to the network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A < 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW
N	1150 mW	9.2 mW/°C	_736 mW

SLLS098A - MAY 1980 - REVISED MAY 1995

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.75	5	5.25	V
High-level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	V
Operating free-air temperature, TA	0		70	•C

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS		MIN	MAX	UNIT	
VIK	Input clamp voltage	lį = −18 mA	•			~1.5	V	
VOH	High-level output voltage	VIL = 0.8 V.	V _{IH} = 2 V,	1 _{OH} = -20 mA	2.5		V	
VOL	Low-level output voltage	VIL = 0.8 V,	V _{IH} = 2 V,	I _{OL} = 48 mA		0.5	٧	
IVODI	Differential output voltage	R _L = 100 Ω,	See Figure 1		2			
ΔIVODI	Change in magnitude of differential output voltage [†]	R _L = 100 Ω,	See Figure 1			±0.4	٧	
Voc	Common-mode output voltage‡	R _L = 100 Ω,	See Figure 1	-]	3	V	
ΔΙV _{OC} i	Change in magnitude of common-mode output voltage†	RL = 100 Ω,	See Figure 1			±0.4	٧	
l a		V _O = 6 V	VO = 6 V			100		
Ю	Output current with power off	VCC = 0	$V_0 = -0.25 \text{ V}$			-100	μΑ	
loz	High-impedance-state output current	Output enables at 0.8 V	V _O ≠ 2.7 V			100	μΑ	
loz		Output enables at 0.6 V	V _O = 0.5 V		[-100	μх	
lj.	Input current at maximum input voltage	V _I = 5.5 V				100	μА	
۱н	High-level input current	V _I = 2.7 V	-			50	μА	
IIL	Low-level input current	V _I = 0.5 V				-400	μΑ	
los	Short-circuit output current§	V _I = 2 V			-40	-140	mA	
loo	Supply surrent (all drivers)	Outputs disabled			105	mÁ		
lcc	Supply current (all drivers)	Outputs enabled, No load				85	7 ""	

[†] Δ IVODI and Δ IVOCI are the changes in magnitude of VOD and VOC, respectively, that occur when the input is changed from a high level to a low level

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V}$

PARAMETER		TEST	MIN	MAX	UNIT	
⁽ PLH	Propagation delay time, low- to high-level output			T	20	ns
tPHL	Propagation delay time, high- to low-level output	C _L = 15 pF,	See Figure 2		20	ns
	Skew time				6	ns
tt(OD)	Differential-output transition time	CL = 15 pF,	See Figure 3	1	20	ns
tPZH	Output enable time to high level		See Figure 4		30	ns
^t PZL	Output enable time to low level	G. 50.5			30	ns
tPHZ	Output disable time from high level	C _L = 50 pF,			25	ns
tPLZ	Output disable time from low level	1			30	ns



[‡] In ANSI Standard EIA/TIA-422-B, V_{OC}, which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS}.

[§] Only one output at a time should be shorted, and duration of the short circuit should not exceed one second.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Differential and Common-Mode Output Voltages




Figure 2. Test Circuit and Voltage Waveforms






Figure 3. Test Circuit and Voltage Waveforms

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_f \le 5$ ns, $t_f \le 5$ ns, PRR ≤ 1 MHz, duty cycle = 50%, $Z_O = 50 \ \Omega$.
 - B. CL includes probe and stray capacitance.
 - C. All diodes are 1N916 or 1N3064.

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS

Figure 4. Driver Test Circuit and Voltage Waveforms

NOTES: D. The input pulse is supplied by a generator having the following characteristics: $t_f \le 5$ ns, $t_f \le 5$ ns, PRR ≤ 1 MHz, duty cycle $\approx 50\%$, $Z_O = 50 \Omega$.

E. CL includes probe and stray capacitance.

F. All diodes are 1N916 or 1N3064.