

SPEED/PACKAGE AVAILABILITY


54	F	74	A,F
54LS	F,W	74LS	A,F
54S	F,W	74S	A,F

SWITCHING CHARACTERISTICS $V_{CC} = 5V, T_A = 25^\circ C$

TEST CONDITIONS	54/74			54/74LS			54/74S			UNIT
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Propagation delay time t_{PLH} Low-to-high	$C_L = 15pF$ $R_L = 400\Omega$			$C_L = 15pF$ $R_L = 2k\Omega$			$C_L = 15pF$ $R_L = 280\Omega$			ns
	35	45		17	32		2	5	7.5	
t_{PHL} High-to-low	$C_L = 15pF$ $R_L = 400\Omega$			$C_L = 15pF$ $R_L = 2k\Omega$			$C_L = 50pF$ 7.5			ns
	8	15		15	28		2	4.5	7	

Load circuit and typical waveforms are shown at the front of section.

PIN CONFIGURATION




Positive logic: $Y = \overline{AB}$

HEX INVERTER


SPEED/PACKAGE AVAILABILITY

54	F,W	74	A,F
54H	F,W	74H	A,F
54LS	F,W	74LS	A,F
54S	F,W	74S	A,F

PIN CONFIGURATION



Positive logic: $Y = \overline{A}$



SWITCHING CHARACTERISTICS $V_{CC} = 5V, T_A = 25^\circ C$

TEST CONDITIONS	54/74			54/74H			54/74LS			54/74S			UNIT
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Propagation delay time t_{PLH} Low-to-high	$C_L = 15pF$ $R_L = 400\Omega$			$C_L = 25pF$ $R_L = 280\Omega$			$C_L = 15pF$ $R_L = 2k\Omega$			$C_L = 15pF$ $R_L = 280\Omega$			ns
	12	22		6	10		5	15		2	3	4.5	
t_{PHL} High-to-low	$C_L = 15pF$ $R_L = 400\Omega$			$C_L = 15pF$ $R_L = 2k\Omega$			$C_L = 50pF$ 4.5			$C_L = 50pF$ 5			ns
	8	15		6.5	10		9	15		2	3	5	

Load circuit and typical waveforms are shown at the front of section.

LOGIC