

## **ADRV-DPD1/PCBZ Small Cell Radio Reference Design with Digital Predistortion**

### **FEATURES**

**Complete JESD204B to antenna port design with [AD9375](#) DPD and SKY66297-11 PA**  
**2 × 2 LTE 20 MHz, 250 mW output power per antenna, Band 7 FDD**  
**Contains transceiver, 2 PAs, 2 LNAs, duplex filters, and dc power solution**  
**Power consumption of radio board: approximately 10 W**  
**Powered from single 12 V supply**  
**Evaluation kit connects to baseband subsystem**

### **EVALUATION KIT CONTENTS**

**ADRV-DPD1/PCBZ radio board**  
**ADRV-INTERPOS1/PCBZ interposer board with clock solution**  
**One 8 GB SD card**  
**RF adapters between series SMP (F) and SMA (F)**  
**12 V, 60 W ac/dc external desktop (Class I) power supply**

### **EQUIPMENT NEEDED**

**[EVAL-TPG-ZYNQ3](#) evaluation board for Xilinx Zynq-7000 FPGA**  
**Ethernet cable**  
**IEC C13 ac power cable (not included)**

### **SOFTWARE NEEDED**

**[AD9375 Small Cell Radio Reference Design Evaluation Software GUI](#)**

### **GENERAL DESCRIPTION**

The ADRV-DPD1/PCBZ is a 24 dBm per path, 2 × 2 multiple input, multiple output (MIMO) radio board, which uses the [AD9375](#), a highly integrated radio frequency (RF) transceiver with integrated digital predistortion (DPD). The radio board is designed to be used with the dual connector interposer board to interface with the [EVAL-TPG-ZYNQ3](#) or other Xilinx® or Avnet evaluation boards for the Xilinx Zynq™-7000 field programmable gate array (FPGA) platform, which has a dual core ARM Cortex®-A9 processor running a Linux® variant.

The [AD9375](#) small cell evaluation software (SCES), [AD9375 Small Cell Radio Reference Design Evaluation Software GUI](#), can configure and control the ADRV-DPD1/PCBZ board.

Note that the Mykonos transceiver evaluation software (MTES) and DPD graphical user interface (GUI) software are not compatible with the ADRV-DPD1/PCBZ.

Full specifications on the [AD9375](#) are available in the [AD9375](#) data sheet available from Analog Devices, Inc., and must be consulted in conjunction with this user guide when using the evaluation board.

## TABLE OF CONTENTS

Features .....	1	Calibration Tab .....	35
Evaluation Kit Contents .....	1	JESD204b Setup Tab .....	36
Equipment Needed .....	1	AGC Tab .....	37
Software Needed .....	1	GPIO Tabs .....	38
General Description .....	1	Rx Summary, Tx Summary, and ObsRx/Sniffer Summary Tabs .....	40
Revision History .....	3	Clock Setup .....	41
ADRV-DPD1/PCBZ Evaluation Kit Photograph .....	4	Programming the Evaluation System .....	42
Getting Started .....	5	Other SCES Features .....	42
Software Installation .....	5	Device Dropdown Menu .....	42
SCES Setup Requirements .....	5	File Dropdown Menu .....	42
SCES Setup .....	5	Tools Dropdown Menu .....	45
Evaluation Kit Setup .....	8	Help Dropdown Menu .....	46
Hardware Operation .....	9	System Status Bar .....	47
SCES Quickstart .....	10	Receiver Setup .....	48
Basic Receiver Setup .....	10	Receive Data Options .....	48
Basic Transmitter Setup .....	10	Observation Receiver Signal Chain .....	49
Basic DPD Setup .....	11	Transmitter Setup .....	51
Evaluation Kit Hardware .....	12	Transmit Data Options .....	52
Power Supply Connection .....	12	RF Path and DPD Controls .....	53
ADRV-DPD1/PCBZ Top and Bottom View Photographs .....	13	Transmitter RF Path Controls .....	53
Interposer Board Reference .....	15	Receiver RF Path Controls .....	53
System Reference Clocks .....	15	DPD Controls .....	54
LED Indicators .....	15	Scripting .....	55
ADP5054 Enable Jumper .....	16	IronPython Script Example .....	56
EEPROM Write Protect Enable Headers .....	16	Troubleshooting .....	58
Debug Headers .....	17	Startup .....	58
RF A Header Pins .....	17	No LED Activity (Zynq) .....	58
RF B Header Pins .....	17	LEDs Active but SCES Reports that Hardware is Not Connected .....	58
JTAG Header Pins .....	18	LED 1 and LED 2 (STATUS 1 and STATUS 0) on Interposer Board Do Not Illuminate After Programming .....	58
SPI Chip Select Lines .....	18	Error Handling .....	58
Pin Configurations and Function Descriptions .....	20	Typical Performance .....	59
Using the Software for Testing .....	30	Electrical Specifications .....	60
Graphical User Interface Operation .....	30	Bill of Materials .....	61
Starting the AD9375 SCES .....	30	Interposer Board Schematics .....	68
Demo Mode .....	30	Radio Board Schematics .....	88
Normal Operation .....	32	Interposer Board PCB Layers .....	102
Software Update .....	32	Radio Board PCB Layers .....	110
GUI Reference .....	33	Interposer Board Connectors and LEDs .....	114
Configuring the AD9375 .....	33		
Configuration Tab .....	33		

**REVISION HISTORY**

**7/2018—Rev. 0 to Rev. A**

Updated Format.....	Universal	Changed AD9375 Small Cell Reference Design Evaluation Software GUI Operation Section to Using the Software for Testing Section.....	30
Changes to Features Section and General Description Section .....	1	Added Graphical User Interface Operation Section.....	30
Changes to Figure 1 Caption .....	4	Changes to Figure 33 Caption .....	30
Changed Evaluation Board Software Section to Getting Started Section .....	5	Changes to GPIO Tabs Section and Figure 44 Caption .....	39
Added Software Installation Section .....	5	Changed Rx, Tx, and ObsRx/Sniffer Summary Tab Section to Rx Summary, Tx Summary, and ObsRx/Sniffer Summary Tabs Section.....	40
Changes to SCES Setup Requirements Section and SCES Setup Section .....	5	Changes to Clock Setup Section.....	41
Changes to Figure 6 Caption .....	7	Changed Rx Signal Chain Section to Receive Data Options Section.....	48
Changed Evaluation Board Hardware Section and Hardware Setup Section to Evaluation Kit Setup Section.....	7	Changed Observation Rx Signal Chain Section to Observation Receiver Signal Chain Section .....	49
Changes to Evaluation Kit Setup.....	7	Changes to Observation Receiver Signal Chain Section.....	49
Changes to Hardware Operation .....	9	Changed Transmitter Data Options Section to Transmit Data Options Section .....	52
Changes to SCES Quickstart Section and Basic Transmitter Setup Section .....	10	Changes to Transmit Data Options Section .....	52
Changes to Basic DPD Setup Section .....	11	Changes to DPD Controls Section and Figure 62 Caption .....	54
Added Evaluation Kit Hardware Section, Power Supply Connection Section, and Figure 11; Renumbered Sequentially.....	12	Changes to IronPython Script Example Section.....	56
Added Figure 12, ADRV-DPD1/PCBZ Top and Bottom View Photographs Section, Figure 13 and Figure 14.....	13	Changed LED 1 and LED 2 on Interposer Board Do Not Light up After Programming Section to LED 1 and LED 2 (STATUS 1 and STATUS 0) on Interposer Board Do Not Illuminate After Programming Section.....	58
Added Figure 15 to Figure 18, Table 1, and Table 2; Renumbered Sequentially .....	14	Added Typical Performance Section, Figure 66 to Figure 69, and Table 12 to Table 15.....	59
Added Interposer Board Reference Section, Figure 19, System Reference Clocks Section, Figure 20, LED Indicators Section, and Figure 21 .....	15	Added Table 16 to Table 19, Electrical Specifications Section, and Table 20 to Table 21 .....	60
Added Table 3, ADP5054 Enable Jumper Section, Figure 22, EEPROM Write Protect Enable Headers Section, and Figure 23 .....	16	Added Bill of Materials Section and Table 22.....	61
Added Figure 24, Debug Headers Section, RF A Header Pins Section, Figures 25, RF B Header Pins Section, and Figure 26.....	17	Added Table 23 to Table 25.....	64
Added JTAG Header Pins Section, Figure 27, and SPI Chip Select Lines Section .....	18	Added Table 26 and Table 27.....	67
Added Table 4 .....	19	Added Interposer Board Schematics Section and Figure 70 to Figure 97 .....	68
Added Pin Configurations and Function Descriptions Section, Figure 28, and Table 5.....	20	Added Radio Board Schematics Section and Figure 88 to Figure 116.....	88
Added Figure 29 and Table 6 .....	23	Added Interposer Board PCB Layers Section and Figure 117 to Figure 124.....	102
Added Figure 30, Table 7, and Table 8.....	27	Added Radio Board PCB Layers Section Figure 125 to Figure 133.....	110
Added Figure 31, Table 9, and Table 10.....	28		
Added Figure 32 and Table 11 .....	29		

**1/2018—Revision 0: Initial Version**

### ADRV-DPD1/PCBZ EVALUATION KIT PHOTOGRAPH




Figure 1. ADRV-DPD1/PCBZ Evaluation Kit with Radio Board Heatsink Removed

16493-001

## GETTING STARTED

### SOFTWARE INSTALLATION

The AD9375 SCES, when connected to the evaluation kit, reads the hardware identification data and verifies that the AD9375 Small Cell Radio Reference Design Evaluation Software GUI is connected to the appropriate hardware. After the evaluation hardware is connected, the desired operating parameters can be set up with SCES, and the software can program the reference platform.

After the device is configured, the evaluation software can transmit waveforms, observe received waveforms, and initiate correction algorithms. In addition, sequences of application programming interface (API) commands in the form of IronPython scripts can be generated and executed using SCES.

### SCES SETUP REQUIREMENTS

The SCES requires the following:

- An evaluation board for the Xilinx Zynq-7000 system on a chip (SoC) FPGA, such as the EVAL-TPG-ZYNQ3 (not included in the AD9375 evaluation kit). Both the Xilinx EK-Z7-ZC706 Rev 1.2 and Avnet AES-Z7-JESD3-G Rev 1.2 are compatible with the AD9375 evaluation kit.
- The ADRV-DPD1/PCBZ Small Cell Radio Reference design kit.
- Operating system of Windows 7 SP1 or later.
- Free Ethernet port or USB to Ethernet adapter.
- AD9375 SCES installer, available on the ADRV-DPD1 product page.
- Administrative privileges on the controlling PC.

### SCES SETUP

To install the AD9375 Small Cell Radio Reference Design Evaluation Software GUI, complete the following steps:

1. After the software zip folder downloads, copy the software to the target system and unzip the files. The extracted files include an executable file named **Small Cell Evaluation Software Vx.x.x.exe**.
2. After running the executable file, a standard installation wizard opens. The wizard, by default, installs optional components, including the **Microsoft .NET Framework 4.5** (which is mandatory for the software to operate) and **IronPython 2.7.4** (which is optional but recommended), as shown in Figure 3.
3. Open the **Start > Run** window and type **ncpa.cpl** into the text box, then click **OK** (see Figure 2).




Figure 2. Run Window for Network Connections




Figure 3. Software Installation Components

4. Enable the selected device, right click on the device, and click **Properties**.
5. A window appears, as shown in Figure 5. Double click **Internet Protocol Version 4 (TCP/IPv4)**.
6. Select **Use the following IP address:** and enter the following values:
  - IP address: **192.168.1.2**.
  - Subnet mask: **255.255.255.0**.
7. Click **OK** at the bottom of the **Internet Protocol Version 4 (TCP/IPv4) Properties** window, then click **OK** at the bottom of the **Local Area Connection x Properties** window (where x is the number of local area network (LAN) devices installed on the computer). Close the **Network Connections** window.
8. Create an outbound transmission control protocol (TCP). Create an always allow rule for the firewall for Port 22 and Port 55555 in Windows Firewall or other antivirus programs (such as Avast, Norton, AVG, or Sophos), as shown in Figure 6. Steps for creating these rules in Windows Firewall follow.
9. To create an always allow rule in Windows Firewall, open the **Start > Run** window and type **wf.msc** into the box. Click **OK** (see Figure 4). Approve the **User Account Control** dialog box by clicking **Yes**.




Figure 4. Run Window for Windows Firewall

10. In the **Windows Firewall with Advanced Security** window, click **Outbound Rules** in the left pane, and click **New Rule...** in the right pane.
11. Select the following options in the **New Outbound Rule Wizard** (see Figure 7).
  - Under the **Rule Type** section, select **Port**, then click **Next >**.
  - Under the **Protocol and Ports** section, click **TCP**, click **Specific remote ports**, and enter **22, 55555**. Click **Next >**.
  - Under the **Action** section, click **Allow the connection** then click **Next >**.
  - Under the **Profile** section, select the **Domain**, **Private**, and **Public** check boxes, and click **Next >**.
  - Under the **Name** section, enter **SCES** in the **Name** field, then click **Finish**.




Figure 5. Internet Protocol (IP) Settings for Ethernet Device






Figure 6. Windows Firewall with Advanced Security Window




Figure 7. New Outbound Rule Wizard Window

## EVALUATION KIT SETUP

The hardware setup is shown in Figure 8. The Xilinx ZC706 Zynq evaluation board, shown in Figure 8 and Figure 9, is an older model of the [EVAL-TPG-ZYNQ3](#), but the two boards are otherwise identical in terms of connections and compatibility.

To set up the hardware, complete the following steps:

1. Connect the PC and the [EVAL-TPG-ZYNQ3](#) evaluation board with an Ethernet cable.
2. Ensure that all jumpers on the [EVAL-TPG-ZYNQ3](#) are configured as shown in Figure 9, and Switch 1, Switch 2, and Switch 5 are set to the A position and that SW1 is set as shown in Figure 9.
3. Insert the secure digital (SD) card into the [EVAL-TPG-ZYNQ3](#) and connect the interposer board to the connectors on the [EVAL-TPG-ZYNQ3](#), and the radio board to the interposer board using the high pin count (HPC) FPGA mezzanine card (FMC) connectors, as shown in Figure 8. Ensure that the connectors are properly aligned.
4. Ensure that the interposer board Header J16 is set to short the middle two pins, Pin 3 to Pin 4, which is the automatic position (see Figure 133 for the location of these pins).
5. Connect a reference clock signal to the interposer board at J8 (REF\_A, default 10 MHz) or J13 (REF\_B, default 30.72 MHz). After SCES programs the system, two green light emitting diodes (LEDs) on the interposer board, Status 0 and Status 1, turn on. Lit LEDs indicate that the correct reference clock is provided and the phase locked loops (PLLs) in the [AD9528](#) are locked. The Status 0 LED (PLL1 lock) remains unlit if no reference signal is present. The Status 1 LED (PLL2 lock) is always lit. A suitable input level for the reference signals at J8 or J13 is 380 mVp-p to 1200 mVp-p into 100  $\Omega$  (-7 dBm to +3 dBm from a 50  $\Omega$  sine wave generator). A square wave is preferred but a sine wave is acceptable. See the System Reference Clocks section for more details.
6. Connect the 12 V, 5 A power supply to the [EVAL-TPG-ZYNQ3](#) at the J22 power input.
7. Connect the 12 V, 5 A radio power supply to the interposer board at J14.




Figure 8. Hardware Connection Diagram






Figure 9. Xilinx ZC706 Zynq Evaluation Board with Jumper Settings and Switch Position Configured to Work with the ADRV-DPD1/PCBZ (Identical to the EVAL-TPG-ZYNQ3)

16485-007

**Hardware Operation**

To operate the evaluation hardware, complete the following steps:

1. Turn on the evaluation system by switching on both 12 V, 5 A power supplies connected to the EVAL-TPG-ZYNQ3 and the interposer board, then switch the EVAL-TPG-ZYNQ3 power switch, SW1, to the on position.
2. The EVAL-TPG-ZYNQ3 evaluation system uses a Linux operating system. It takes approximately 30 sec before the system is ready for operation and can accept commands from PC software. Boot status can be observed on the EVAL-TPG-ZYNQ3 general-purpose input/output (GPIO) LEDs (L, C, R, and O).

The following is the startup sequence that can be observed when booting the evaluation kit:

- a. After turning on SW1, all four LEDs are on for approximately 15 sec. During this time, the Linux boot image is copied from the SD card into the FPGA memory.
- b. The LEDs begin flashing (moving the single on light), indicating the Linux operating system is starting up. This startup takes another 15 sec.
- c. When the LEDs stop flashing, the system is ready for normal operation and awaits connection with the PC over the Ethernet local area network (LAN), which can be established using the SCES.

- d. LED status during normal operation is represented on the [EVAL-TPG-ZYNQ3](#) by the following (see Figure 9):
    - GPIO LED L is the RF receiver (Rx) JESD SYNC.
    - GPIO LED C is the RF sniffer (Sn)/observation (ObsRx) receiver JESD SYNC.
    - GPIO LED R is the RF transmitter (Tx) JESD SYNC.
    - GPIO LED O is the FPGA PLLs lock.
  - e. When shutdown is executed using the SCES, the Linux operating system starts the power-down procedure. The power-down procedure takes a few seconds to finish. All four LEDs blinking simultaneously indicates that the user can safely power off the system using SW1 on the [EVAL-TPG-ZYNQ3](#), and the power supplies for both boards can be powered down safely.
3. For receiver testing on the ADRV-DPD1/PCBZ evaluation kit, use a high quality signal generator with low phase noise to provide an input signal to the selected RF input. Use a low loss 50  $\Omega$  SMA coaxial cable and keep the cable as short as possible to reduce cable losses and interference pickup from local base stations. The SMA cable attaches the SMA F to SMP F adapter and into either Antenna Connection 1 or Antenna Connection 2 on the radio board.
    - a. To set the input level near the receiver full scale, it is recommended to set the generator level (for a single tone signal) to approximately  $-15$  dBm. This level depends on the input frequency and the gain settings through the receiver path (see the RF Path and DPD Controls section). Do not apply an input signal to the receiver inputs when performing an initial calibration.
    - b. The observation receiver input level depends on the transmitter output power and the loss of the RF feedback path. When the transmitter output is transmitting at full power, the observation receiver signal peaks must not reach full scale. For correct DPD operation, reduce the gain if the observation receiver comes close to clipping.
    - c. The sniffer receivers are not connected on the ADRV-DPD1/PCBZ and cannot be used.
  4. For transmitter testing, connect a spectrum analyzer to either transmitter output on the ADRV-DPD1/PCBZ. Use a low loss 50  $\Omega$  SMA coaxial cable to connect the spectrum analyzer. It is recommended that the power amplifier (PA) be disabled while initial calibrations are running to prevent high power test tones from appearing at the antenna. The SMA cable attaches to the SMA F to SMP F adapter and into either Antenna Connection 1 or Antenna Connection 2 on the radio board.
  5. Shutdown must be executed using the SCES software. Alternatively, the user can shut down the Zynq system using the SW9 push button (see Figure 9). These shutdown

methods prevent corruption of the SD card. The shutdown takes 25 sec. When the [EVAL-TPG-ZYNQ3](#) LEDs blink simultaneously, the user can safely turn off the evaluation system by switching SW1 off (see Figure 9), and turn off the interposer board by switching the power supply off.

## SCES QUICKSTART

After the user follows the steps in the Normal Operation section, the software is fully connected to the device. Complete the following steps to create a basic setup of the different modes.

For all basic setups, the attached reference clock must be set by completing the following steps:

1. Connect the reference clock source to SMA Connector A or SMA Connector B on the interposer board with the frequency that matches that of the reference signal. Other frequencies can also be used. If other frequencies are used, attach the reference signal to either clock input.
2. In the evaluation software under the **Config** tab, select **Interposer** in the tree diagram on the left under **DaughterCard**.
3. Select the reference frequency for the attached clock signal on the left and the connector that is connected on the right.

### Basic Receiver Setup

For a basic receiver setup, complete the following steps:

1. In the evaluation software, select **AD9375 Radio** under the **DaughterCard** tree in the **Config** tab and select the **Configuration** tab. For **Rx Chnl**, select **RX1\_RX2**.
2. Select an **Rx Profile** to receive from the signal generator or leave it at the default value.
3. Ensure that the frequency of **Rx PLL** matches that of the signal generator carrier frequency.
4. Click **Program** in the menu bar. The programming progress is located in the bottom right of the window. Wait for this progress bar to finish before proceeding to the next step.
5. Click the **Receive Data** tab (see the Receive Data Options section for more information).
6. Click the **Play** button in the toolbar. Observe the waveform transmitted from the signal generator output attached to the subminiature push on (SMP) connectors on the radio board.

### Basic Transmitter Setup

For a basic transmitter setup, complete the following steps:

1. In the evaluation software, select **AD9375 Radio** under the **DaughterCard** tree in the **Config** tab and select the **Configuration** tab. For **Tx Chnl**, select **TX1\_TX2**.
2. Select a **Tx Profile**. Any profile is operable, but select a profile that matches the signal received on a spectrum analyzer.
3. Set the **Tx PLL** frequency to the carrier frequency received at the spectrum analyzer.

4. Click **Program** in the menu bar. The programming progress can be seen in the bottom right of the window. Wait for the progress bar to finish before proceeding to the next step.
5. Click the **Transmit Data** tab (see the Transmitter Setup section and Figure 59 for more information).
6. Load waveforms onto Tx1 and Tx2 with the **Load Waveform** buttons, labeled **Load TX1** and **Load TX2**. There are several waveforms included with the software. Note that the software scales the waveform to full scale 0 dBFS if **Scaling required** is selected in the **Select a file** window. Alternatively, tone parameters can be set to generate basic waveforms.
7. Set the Tx RF attenuation and waveform digital attenuation for each Tx channel.
8. Click **Run Cals**. This process takes a few seconds and the button becomes clickable again once the process is completed.
9. Click **Play** in the **Transmit Data** tab toolbar. After a few seconds, the waveform that is sent to the gain amplifier appears.
10. Switch on the gain amplifier in the **RF Control** tab for the antenna or antennas that have spectrum analyzers connected to them.
11. Switch on the corresponding power amplifiers for the same antennas.
12. When powering down, power down the amplifiers in reverse order. Then the user can then stop or change the waveform in the **Transmit Data** tab to avoid sending unwanted power to the spectrum analyzer.

### **Basic DPD Setup**

For a basic DPD setup, complete the following steps:

1. After following the steps in the Basic Transmitter Setup section, return to the **Config** tab and ensure that a TxDPD profile is set in the **Tx Profile** dropdown menu (see Figure 39).
2. In the **Calibration** tab, enable all the internal transmitter local oscillator leakage (LOL) and quadrature error correction (QEC) options.
3. Click **Program** to program the device and wait for the programming to complete.
4. Ensure that all the transmitter LOL and QEC tracking options are enabled on the left of the **Transmit Data** tab.
5. Click **Run Cals**. This calibration takes a few seconds; the button becomes clickable when calibration is completed.
6. Click the **Play** button in the **Transmit Data** toolbar. After a few seconds, the waveform that is being sent to the gain amplifier appears.
7. Switch on the gain amplifier for the antenna or desired antenna ports.
8. Switch on the corresponding power amplifiers for the antenna ports.
9. Click the **DPD Control** tab.
10. Select the checkboxes for the desired outputs to enable DPD.
11. Click **Start DPD** (see Figure 62). Note that the adjacent channel leakage drops on the spectrum analyzer.
12. When powering down, disable the DPD by clicking **Reset DPD** (see Figure 62), and power off the amplifiers in reverse order. The user can then stop or change the waveform in the **Transmit Data** tab.

## EVALUATION KIT HARDWARE

This section documents both the interposer board (ADRV-INTERPOS1/PCBZ) and the radio board (ADRV-DPD1/PCBZ) reference design. Figure 10 shows the radio board reference design block diagram. The radio board connects to the interposer board, which interfaces the radio board with the [EVAL-TPG-ZYNQ3](#) for controlling it with the SCES.




Figure 10. AD9375 SCRD Radio Board Receiver and Transmitter RF Paths

## POWER SUPPLY CONNECTION

There are three power supply connectors on the interposer board: J14, J15, and J26. The power for the interposer board typically comes from J14 with a 2-wire CUI PJ-102BH power supply connector at 12 V. The provided universal ac to dc power adaptor is recommended for powering the interposer board. A laboratory power supply can be used if desired. When using a laboratory power supply, it must supply a nominal dc input voltage of 12 V  $\pm$ 5% and supply 2.0 A for a single radio board or 3.5 A for two simultaneously connected to the interposer board. The DCP2 series FC6814671 plug (5.5 mm barrel plug to fit a connector with a 2.5 mm center pin) crimped with 16 AWG wire is recommended for use with a laboratory power supply.

The universal ac to dc power adaptor included in this evaluation kit requires an IEC C13 cord to connect to the local ac power outlet. The IEC C13 power cord is not included as part of the evaluation kit.

The J15 and J26 power terminal connectors are labeled as external 5.1 V input, but the connectors are not necessary to power attached radio boards. This voltage is also not recommended to power the radio board using these connectors because the power is provided from the on-board power

distribution when the interposer board is switched on. The J15 and J26 connectors can be used for probing the radio board supply voltages when desired. The other points that can be probed are the not-fitted header Pin J27 and Pin J32. These pins can provide a more accurate reading of the 5.1 V supply, as shown in Figure 72 and Figure 73.

The interposer board is designed with a Schottky diode to protect against accidental connection of reverse polarity dc power and a transient voltage suppressor (TVS) diode to protect against overvoltage.

Take care to avoid applying voltages below  $-0.3$  V or above  $+14.5$  V. Applying voltages below  $-0.3$  V or above  $+14.5$  V can cause one or more of these protective diode clamps to conduct, resulting in large current flow that could blow the fuse. Prolonged application of reverse voltage or overvoltage at high currents can also damage the protection circuitry or blow the on-board fuse.




Figure 11. 12 VDC Barrel Power Connector






Figure 12. Power Supply Diagram

**ADRV-DPD1/PCBZ TOP AND BOTTOM VIEW PHOTOGRAPHS**




Figure 13. ADRV-DPD1/PCBZ Top View with Heatsink Removed

The top side of the ADRV-DPD1/PCBZ interfaces with the heatsink using a thermal gasket. It is possible but not recommended to remove the heatsink by removing three screws on the rear side of the board (as shown in Figure 13).



Figure 14. ADRV-DPD1/PCBZ Bottom View

The bottom side of the PCB directly interfaces with the interposer board via the SAMTEC 100-way 0.8 mm pitch system connector. For more information, see Table 25.




Figure 15. Mechanical Drawing and Dimensions




Figure 17. 3D CAD Drawing of Reference Design




Figure 16. Thermal Gasket and Heatsink Mechanical Drawing Side View




Figure 18. 3D CAD Drawing of Reference Design with Heatsink Removed

Table 1. LTE Band 7 Configuration<sup>1</sup>

Frequency Band	Frequency Range		Duplex
	Up-Link (MHz)	Down-Link (MHz)	
7	2500 to 2570	2620 to 2690	FDD

<sup>1</sup> Other LTE bands hardware customizations are available upon request.

Table 2. Power Consumption

Parameter	Value			Unit	Test Conditions
	Min	Typ	Max		
Total Current		2060	2100	mA	V <sub>DD</sub> = 5 V, VDD_IF = 2.5 V, 2T2R, LTE 20 MHz BW, 24 dBm output power (O/P), DPD enabled
Total Power Consumption		10.3	10.5	W	V <sub>DD</sub> = 5 V, VDD_IF = 2.5 V, 2T2R, LTE 20 MHz BW, 24 dBm O/P, DPD enabled
Total Power Dissipation		9.8	10	W	V <sub>DD</sub> = 5 V, VDD_IF = 2.5 V, 2T2R, LTE 20 MHz BW, 24 dBm O/P, DPD enabled



INTERPOSER BOARD REFERENCE




Figure 19. Interposer Board Attached to Radio Board, Heatsink Removed (Top View)

16489-2/9

SYSTEM REFERENCE CLOCKS

Two system reference clock options are available to provide a reference clock input to the AD9528 JESD204B clock generator. Reference A is the default 10.00 MHz input. Reference B is the default 30.72 MHz input.

It is recommended to use only one input at a time so that the system operates correctly. The selection of the clock source is modified using the SCES (see the Clock Setup section for more details).

Clock input signals are ideally in the form of a square wave input in the range of -7 dBm to +3 dBm, although a sine wave input is also acceptable.

In addition, there is an option to fit Resistor R45, Resistor R46, Resistor R52, and Resistor R53 (51 Ω, 0402 size) to the interposer board to give REF\_A and REF\_B a 50 Ω input impedance.

The system reference clock frequencies mentioned previously are default options. However, the hardware is compatible with reference frequencies from 10 MHz to 80 MHz. Consult the product data sheet for further details on AD9528 PLL operation.

LED INDICATORS

There are eight LED indicators in the interposer to show the status of the board.




Figure 20. Reference Clock Inputs and Outputs

16489-2/20




Figure 21. LED Indicators

16489-2/21

The input impedance on both clock inputs is 1 MΩ dc and 100 Ω ac.

Table 3. List of LEDs and Associated Functions

LED Order <sup>1</sup>	LED Name	Color	Function
1	LED 5	Green	+12 VDC (VIN_DC) present.
2	LED 8	Green	+3.9 VDC (VCC_3V9) present from <a href="#">ADP5054ACPZ-R7</a> (SW3).
3	LED 9	Green	+3.3 VDC (VCC_3V3) present from <a href="#">ADM7154ARDZ-3.3-27</a> .
4	LED 12	Red	<a href="#">ADP5054</a> PWRGD output. Illuminates when <a href="#">ADP5054</a> Channel 1 (VCC_5V1_A) voltage is not correct.
5	LED 11	Green	+5.1 VDC for RF Module B (VCC_5V1_B). Present from <a href="#">ADP5054ACPZ-R7</a> (SW2)
6	LED 7	Green	+5.1 VDC for RF Module A (VCC_5V1_A). Present from <a href="#">ADP5054ACPZ-R7</a> (SW1).
7	LED 1	Green	<a href="#">AD9528</a> STATUS_1 output. Normally programmed as PLL2 lock indicator.
8	LED 2	Green	<a href="#">AD9528</a> STATUS_0 output. Normally programmed as PLL1 lock indicator.

<sup>1</sup> The order of LEDs here is not sequential to how they are listed on the card. See Figure 21 for order of LEDs.

### ADP5054 ENABLE JUMPER

The [ADP5054](#) enable jumper, labeled J16, is used to select the mode of operation for the [ADP5054](#) power regulator. The modes are as follows:

- Always off: [ADP5054](#) is disabled.
- Automatic: [ADP5054](#) is enabled upon detection of PGOOD signal from [EVAL-TPG-ZYNQ3](#).
- Always on: [ADP5054](#) is enabled whenever 12 V is present on the dc power connector.

For typical operation, place a jumper in the automatic position, shorting Pin 3 and Pin 4. Pin 1 is indicated by a white dot on the board.




Figure 22. [ADP5054](#) Enable Jumper

### EEPROM WRITE PROTECT ENABLE HEADERS

There are two electronical erasable program memory (EEPROM) write protect enable headers provided on the interposer board, one per RF card. These headers enable or disable write operations to the RF calibration data serial peripheral interface (SPI) EEPROM accessible via the SPI bus and located on the RF card. Note that the SPI EEPROM is currently unsupported in the GUI (SCES), API, and interposer board.



Figure 23. EEPROM Write Protect Header RF A




Figure 24. EEPROM Write Protect Header RF B

Placement of the jumper ensures that the write protect line is enabled and write operations to the EEPROM are disabled. Removing the header allows write operations to be carried out on the EEPROM over the SPI interface, controlled from the [EVAL-TPG-ZYNQ3](#).

**DEBUG HEADERS**

There are three sets of headers intended as a debug aid to probe signals required for interfacing the RF card and interposer board with the [EVAL-TPG-ZYNQ3](#) platform. The main RF headers have 16-way IDC type connectors that are recommended to be used as protection from shorting pins together accidentally. The 16-way 28 American wire gauge (AWG) ribbon cable can be crimped into these connectors for probing the pins with a logic analyzer or multimeter. A single white dot on the silkscreen indicates Pin 1. Subsequent pins can be then be determined from the schematic in Figure 89.

**RF A Header Pins**

The RF A headers are located adjacent to where the RF A card fits on the interposer board, as shown in Figure 25. For a complete listing of RF A pin functions and descriptions, see Table 7 and Table 8.



Figure 25. RF A Debug Header Pins

**RF B Header Pins**

The headers for RF B are located near the interposer board LEDs, as shown in Figure 26. The RF B signals are accessible on the J1 and J9 connectors. For a complete listing of RF B pin functions and descriptions, see Table 9 and Table 10.




Figure 26. RF B Debug Header Pins



### JTAG Header Pins

The JTAG interface can be probed using the JTAG headers (Figure 27) at J7 with a  $2 \times 10$ , 20-way, 0.05 inch pitch rectangular connector that is not included in the evaluation kit. The SAMTEC cable assembly with the FFS-10-S-12.00-01-N part number is recommended for connecting to these header pins. Note that this JTAG cable connector does not fit if the J2 connector is also attached at the J2 header pins. As such, only the J2 connector or the JTAG interface must be connected at any one time. Take care when connectors are removed from header pins because there is a danger of shorting pins. Insulating tape is recommended to cover the J2 headers when the JTAG headers are in use.

For JTAG boundary scan, refer to the [AD9375 System Development User Guide](#) for more information. For a complete list of JTAG pins and descriptions, see Table 11.



Figure 27. JTAG Debug Header Pins

### SPI CHIP SELECT LINES

The chip select (CS) lines from the [EVAL-TPG-ZYNQ3](#) card via the FMC are encoded and are decoded by the CS decoder circuit on the interposer board shown in Figure 82. The chip select codes for each device are detailed in Table 4 with FMC\_SPI\_CS0 being the least significant bit (LSB) and FMC\_SPI\_CS4 the most significant bit (MSB). The codes for each chip select are detailed in Table 4. The Selected Chip Acronym column refers to the name written on the schematics in the interposer board schematics section.

CS0 to CS2 are the device selects, CS3 is the radio board select, and CS4 is for address space expansion. The clock generator on the interposer board appears as an RF A device.

**Table 4. SPI Encoding Codes**

Chip Select Code	Selected Chip Acronym	Description
00000	SPI_DRV1_CS_A	Chip select driver amplifier on Tx1 on RF Card A, active low.
00001	SPI_DRV2_CS_A	Chip select driver amplifier on Tx2 on RF Card A, active low.
00010	SPI_SPARE_CS2	No connect on the ADRV-DPD1/PCBZ.
00011	SPI_EEPROM_CS_A	Selects the SPI EEPROM on RF Card A.
00100	SPI_SPARE_CS0	No connect on the ADRV-DPD1/PCBZ.
00101	SPI_PLL_CS	Selects the <a href="#">AD9528</a> phase locked loop generator.
00110	SPI_MYK_CS_A	Selects the transceiver device on the RF A Card.
00111, 01111, 1xxxx	NC	No connect.
01000	SPI_DRV1_CS_B	Chip select driver amplifier on Tx1 on RF Card B, active low.
01001	SPI_DRV2_CS_B	Chip select driver amplifier on Tx2 on RF Card B, active low.
01010	SPI_SPARE_CS3	No connect on the ADRV-DPD1/PCBZ.
01011	SPI_EEPROM_CS_B	Selects the SPI EEPROM on RF Card B.
01100	SPI_SPARE_CS1	No connect on the ADRV-DPD1/PCBZ.
01101	NC	No connect.
01110	SPI_MYK_CS_B	Selects the transceiver device on the RF B Card.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Not all connections are present on the reference design card that are present on the interposer board. These connections are noted in the pin description.




Figure 28. RF Card Pin Configuration

Table 5. RF Card Pin Function Descriptions

RF Pin No.	Mnemonic	Type <sup>1</sup>	Description	I/O Voltage
1, 2, 7, 8, 13, 14, 19, 20, 25, 26, 32, 38, 44, 49, 50, 56, 61, 66, 75, 76, 85, 89, 90, 91, 92	GND	GND	Connected to Ground.	
3, 5	SYNCINB1-, SYNCINB1+	I	Low Voltage Differential Signaling (LVDS) Sync Signal Associated with Observation Receiver/Sniffer Channel Data on the JESD204B Interface.	LVDS
4, 6	SERDOUT3-, SERDOUT3+	O	RF Current Mode Logic (CML) Differential Output 3. This JESD204B lane can be used by the receiver data or by the sniffer/observation receiver data.	CML
9, 11	SYNCINB0, SYNCINB0+	I	LVDS Sync Signal Associated with Receiver Channel Data on the JESD204B Interface.	LVDS
10, 12	SERDOUT1-, SERDOUT1+	O	RF CML Differential Output 1. This JESD204B lane can be used by receiver data or by sniffer/observation receiver data.	CML
15, 17	SYSREF_IN-, SYSREF_IN+	I	LVDS System Reference Clock Inputs for the JESD204B Interface.	LVDS
16, 18	SERDOUT2-, SERDOUT2+	O	RF CML Differential Output 2. This lane can be used by the receiver data or by the sniffer/observation receiver data.	CML
21, 23	DEV_CLK_IN-, DEV_CLK_IN+	I	Device Clock LVDS Input, AC-Coupled with a 0.10 $\mu$ F Capacitor.	LVDS
22, 24	SERDOUT0-, SERDOUT0+	O	RF CML Differential Output 0. This JESD204B lane can be used by receiver data or by sniffer/observation receiver data.	CML
27	TX2_ENABLE	I	Enable for Tx2 on the Transceiver Device. On the ADRV-DPD1/PCBZ, this pin is not connected because the TX1_ENABLE pin enables both Tx1 and Tx2 simultaneously.	VDD_IF
28, 30	SERDIN2-, SERDIN2+	I	RF CML Differential Input 2.	CML
29	RX2_ENABLE	I	Enable for Rx2 on the Transceiver Device. On the ADRV-DPD1/PCBZ, this pin is not connected because the RX1_ENABLE pin enables both Rx1 and Rx2 simultaneously.	VDD_IF
31	nPRESENCE RF		Connected to Ground on Radio Board to Indicate Connection to Interposer Board.	
33, 35	TX_DRV1_EN, TX_DRV2_EN	I	Enable Line for Tx1 and Tx2 Drivers. This signal is buffered.	VDD_IF
34, 36	SERDIN0-, SERDIN0+	I	RF CML Differential Input 0.	CML
37	RX1_RADIO_EN	I	Enables the Rx1 and Rx2 Signal Paths on the <a href="#">AD9375</a> .	VDD_IF
39, 41	RX_LNA1_EN, RX_LNA2_EN	I	Enables the LNA for Rx1 and Rx2 Signal Paths. These lines are buffered.	VDD_IF
40, 42	SERDIN3-, SERDIN3+	I	RF CML Differential Input 3.	CML
43	TX1_RADIO_EN	I	Enables the Tx1 and Tx2 Signal Paths on the <a href="#">AD9375</a> .	VDD_IF
45, 47	TX_PA1_EN, TX_PA2_EN	I	Enable the SKY66297-11 PA for Tx1 and Tx2 Independently.	VDD_IF
46, 48	SERDIN1-, SERDIN1+	I	RF CML Differential Input 1.	CML
51	GPIO17	I/O	General-Purpose Input and Output. This pin is not connected on the ADRV-DPD1/PCBZ.	VDD_IF



RF Pin No.	Mnemonic	Type <sup>1</sup>	Description	I/O Voltage
52, 54	SYNCOUTB0-, SYNCOUTB0+	O	LVDS Sync Signal Associated with Transmitter Channel Data on the JESD204B Interface.	LVDS
53	EEPROM_WP	I	Write Protect the SPI EEPROM when Low, Enabled by Jumper on Interposer Board.	GND
55	SPI_EEPROM_CS	I	Select EEPROM for SPI Communication, Active Low. Pull up this pin to 3.3 V when this pin is floating.	GND
57	SPI_DRV2_CS	I	Select Tx2 Driver for SPI Communication, Active Low. Pull up this pin to 3.3 V when this pin floating.	GND
58	GPIO11	I/O	General-Purpose Input and Output. This pin is not connected on the ADRV-DPD1/PCBZ.	VDD_IF
59	SPI_DRV1_CS	I/O	Select Tx1 Driver for SPI Communication, Active Low. Pull up this pin to 3.3 V when this pin is floating.	GND
60	GPIO12	I/O	General-Purpose Input and Output. This pin is not connected on the ADRV-DPD1/PCBZ.	VDD_IF
62	GPIO13	I/O	General-Purpose Input and Output. This pin is not connected on the ADRV-DPD1/PCBZ.	VDD_IF
63	SPI_MYK_CS	I	Chip Select <a href="#">AD9375</a> (Mykonos) Device for SPI Communication, Active Low. Pull up this pin to VDD_IF when this pin floating.	GND
64	GPIO14	I/O	General-Purpose Input and Output. This pin is not connected on the ADRV-DPD1/PCBZ.	VDD_IF
65	SPI_SCLK	I	Serial Clock for SPI Communication Referenced to VDD_IF.	VDD_IF
67	SPI_MOSI	I/O	Master Output Slave Input for SPI. This pin is used to write to selected device when device uses 4-wire SPI. Pull up this pin to VDD_IF included.	VDD_IF
68	GPIO15	I/O	General-Purpose Input and Output. This pin is not connected on the ADRV-DPD1/PCBZ.	VDD_IF
69	SPI_MISO	O	Master Input Slave Output for SPI. This pin is used to read from selected device when the device is a 4-wire SPI or as a half-duplex line when the device is a 3-wire SPI. See the SPI Chip Select Lines to understand which chip is selected. Pull up this pin to VDD_IF included.	VDD_IF
70	GPIO8	I/O	General-Purpose Input and Output. This pin is not connected on the ADRV-DPD1/PCBZ.	VDD_IF
71	GP_INTERRUPT	O	General-Purpose <a href="#">AD9375</a> Interrupt Signal Output.	VDD_IF
72	GPIO9	I/O	General-Purpose Input and Output. This pin is not connected on the ADRV-DPD1/PCBZ.	VDD_IF
73	RESET	I	Active Low <a href="#">AD9375</a> Reset. Pull up this pin to VDD_IF included.	VDD_IF
74	GPIO10	I/O	General-Purpose Input and Output. No pull-up resistor on ADRV-DPD/PCBZ.	VDD_IF
77	GPIO0	I/O	General-Purpose Input and Output. No pull-up resistor on ADRV-DPD/PCBZ.	VDD_IF
78	GPIO4	I/O	General-Purpose Input and Output. Pull-up resistor included on ADRV-DPD1/PCBZ.	VDD_IF
79	GPIO1	I/O	General-Purpose Input and Output. No pull-up resistor on ADRV-DPD/PCBZ.	VDD_IF
80	GPIO5	I/O	General-Purpose Input and Output. Pull-up resistor included on ADRV-DPD1/PCBZ.	VDD_IF
81	GPIO2	I/O	General-Purpose Input and Output. No pull-up resistor on ADRV-DPD/PCBZ.	VDD_IF
82	GPIO6	I/O	General-Purpose Input and Output. Pull-up resistor included on ADRV-DPD1/PCBZ.	VDD_IF
83	GPIO3	I/O	General-Purpose Input and Output. No pull-up resistor on ADRV-DPD/PCBZ.	VDD_IF
84	GPIO7	I/O	General-Purpose Input and Output. Pull-up resistor included on ADRV-DPD1/PCBZ.	VDD_IF
86	GPIO18	I/O	General-Purpose Input and Output. Pull-up resistor included on ADRV-DPD1/PCBZ.	VDD_IF
87	VDD_IF	P	CMOS/LVDS Interface Supply to Radio Board.	+2.5 V

RF Pin No.	Mnemonic	Type <sup>1</sup>	Description	I/O Voltage
88	TEST	I	See <a href="#">AD9375</a> User Guide for JTAG Boundary Scan.	VDD_IF
93 to 100	POWER	P	5 V Supply Connection to Power the Board. Pin 100 is used as a sense line on the PAs.	+5 V

<sup>1</sup> P is power, I is input, O is output, I/O is input/output, and GND is ground.

The ground connections are not indicated in the pin configuration detailed in Table 6, as all ground connections are marked in the ANSI/VITA 57.1 FPGA mezzanine card (FMC) standard. These connections are also marked in Figure 92, Figure 93, Figure 94, and Figure 95.

The FMC HPC connector pin configuration consists of the following interfaces:

- JESD204B high speed interface between the host (EVAL-TPG-ZYNQ3) and radio transceiver (AD9375). A detailed Analog Devices interface specification is provided in the AD9528 data sheet.
- A subset of the AD9375 GPIOs routed via the interposer.

- PA and LNA control lines for transmit and receive operations.
- SPI interface for AD9375 radio transceiver, as specified in the AD9528 data sheet.
- SPI interface for EEPROM (ON SEMI CAT25128YI-GT3). The AD9375 system development user guide is available as part of the AD9375 design files zip package.
- SPI interface for ADL5335 PGA.
- VDD\_IF (2.5 V), CMOS, and LVDS signal power. 3P3AUX (3.3 V) for the interposer board I<sup>2</sup>C EEPROM, VCC12\_P (12 V) is unused on the interposer board.




Figure 29. 400 Pin FMC HPC Connector, Corner Pins Marked

Table 6. FMC HPC Connector Pin Function Descriptions

Pin No.	EVAL-TPG-ZYNQ3 Mnemonic	Interposer Board Mnemonic	Description
A2, A3	FMC_HPC_DP1_M2C_P, FMC_HPC_DP1_M2C_N	SERDOUT0_A+, SERDOUT0_A-	JESD204B Serial Data From EVAL-TPG-ZYNQ3 to RF Card A.
A6, A7	FMC_HPC_DP2_M2C_P, FMC_HPC_DP2_M2C_N	SERDOUT1_A+, SERDOUT1_A-	JESD204B Serial Data From EVAL-TPG-ZYNQ3 to RF Card A.
A10, A11	FMC_HPC_DP3_M2C_P, FMC_HPC_DP3_M2C_N	SERDOUT3_A+, SERDOUT3_A-	JESD204B Serial Data From EVAL-TPG-ZYNQ3 to RF Card A.
A14, A15	FMC_HPC_DP4_M2C_P, FMC_HPC_DP4_M2C_N	SERDOUT0_B+, SERDOUT0_B-	JESD204B Serial Data From EVAL-TPG-ZYNQ3 to RF Card B.
A18, A19	FMC_HPC_DP5_M2C_P, FMC_HPC_DP5_M2C_N	SERDOUT1_B+, SERDOUT1_B-	JESD204B Serial Data From EVAL-TPG-ZYNQ3 to RF Card B.
A22, A23	FMC_HPC_DP1_C2M_P, FMC_HPC_DP1_C2M_N	SERDIN3_A+, SERDIN3_A-	JESD204B Serial Data From RF Card A to EVAL-TPG-ZYNQ3.
A26, A27	FMC_HPC_DP2_C2M_P, FMC_HPC_DP2_C2M_N	SERDIN0_A+, SERDIN0_A-	JESD204B Serial Data From RF Card A to EVAL-TPG-ZYNQ3.
A30, A31	FMC_HPC_DP3_C2M_P, FMC_HPC_DP3_C2M_N	SERDIN2_A+, SERDIN2_A-	JESD204B Serial Data From RF Card A to EVAL-TPG-ZYNQ3.
A34, A35	FMC_HPC_DP4_C2M_P, FMC_HPC_DP4_C2M_N	SERDIN0_B+, SERDIN0_B-	JESD204B Serial Data From RF Card B to EVAL-TPG-ZYNQ3.
A38, A39	FMC_HPC_DP5_C2M_P, FMC_HPC_DP5_C2M_N	SERDIN1_B+, SERDIN1_B-	JESD204B Serial Data From RF Card B to EVAL-TPG-ZYNQ3.
B1, B4, B5, B8, B9	NC	NC	No Connect.
B12, B13	FMC_HPC_DP7_M2C_P, FMC_HPC_DP7_M2C_N	SERDOUT2_B+, SERDOUT2_B-	JESD204B Serial Data From EVAL-TPG-ZYNQ3 to RF Card B.
B16, B17	FMC_HPC_DP6_M2C_P, FMC_HPC_DP6_M2C_N	SERDOUT3_B+, SERDOUT3_B-	JESD204B Serial Data From EVAL-TPG-ZYNQ3 to RF Card B.
B20, B21	FMC_HPC_GBTCLK1_M2C_P, FMC_HPC_GBTCLK1_M2C_N	FPGA_REF_CLK_A+, FPGA_REF_CLK_A-	Reference Clock A from AD9528 to FPGA.
B24, B25, B28, B29	NC	NC	No Connect.
B32, B33	FMC_HPC_DP7_C2M_P, FMC_HPC_DP7_C2M_N	SERDIN2_B+, SERDIN2_B-	JESD204B Serial Data From RF Card B to EVAL-TPG-ZYNQ3.

Pin No.	EVAL-TPG-ZYNQ3 Mnemonic	Interposer Board Mnemonic	Description
B36, B37	FMC_HPC_DP6_C2M_P, FMC_HPC_DP6_C2M_N	SERDIN3_B+, SERDIN3_B-	JESD204B Serial Data From RF Card B to <a href="#">EVAL-TPG-ZYNQ3</a> .
B40	NC	NC	No Connect.
C2, C3	FMC_HPC_DP0_C2M_P, FMC_HPC_DP0_C2M_N	SERDIN1_A+, SERDIN1_A-	JESD204B Serial Data From RF Card A to <a href="#">EVAL-TPG-ZYNQ3</a> .
C6, C7	FMC_HPC_DP0_M2C_P, FMC_HPC_DP0_M2C_N	SERDOUT2_A+, SERDOUT2_A-	JESD204B Serial Data From <a href="#">EVAL-TPG-ZYNQ3</a> to RF Card A.
C10, C11	FMC_HPC_LA06_P, FMC_HPC_LA06_N	FMC_TX1_DRV_EN_A, FMC_TX2_DRV_EN_A	Tx1 and Tx2 Driver Amplifier Enable for RF Card A, Prebuffer.
C14, C15	FMC_HPC_LA10_P, FMC_HPC_LA10_N	FMC_SPI_CS3, FMC_SPI_CS4	SPI Chip Select Multiplex Bits from <a href="#">EVAL-TPG-ZYNQ3</a> to Interposer Board.
C18, C19	FMC_HPC_LA14_P, FMC_HPC_LA14_N	FMC_TX2_ENABLE_A, FMC_RX2_ENABLE_A	Tx2 and Rx2 Enable on RF Card A Transceiver Device.
C22, C23	FMC_HPC_LA18_CC_P, FMC_HPC_LA18_CC_N	GPIO6_A, GPIO7_A	General-Purpose Input and Output.
C26, C27	FMC_HPC_LA27_P, FMC_HPC_LA27_N	FMC_TDD1_SWITCH_A, FMC_TDD2_SWITCH_A	Time Division Duplex 1 and Duplex 2 Switch on RF Card A. No connect on Rev A interposer board 100-pin connector, prebuffer.
C30	FMC_HPC_IIC_SCL	FMC_I2C_SCL	I <sup>2</sup> C Interface Clock.
C31	FMC_HPC_IIC_SDA	FMC_I2C_SDA	I <sup>2</sup> C Interface Data.
C34	GA0	EEPROM_A0	I <sup>2</sup> C EEPROM Address Bit 0.
C35, C37	VCC12_P	FMCA_VCC_12P0V	12 V from <a href="#">EVAL-TPG-ZYNQ3</a> Card.
C39	VCC3V3	3P3V	3.3 V from <a href="#">EVAL-TPG-ZYNQ3</a> Card.
D1	PWRCTL1_FMC_PG_C2M	ADP5054_EN	<a href="#">ADP5054</a> Enabled Signal from Interposer Board to <a href="#">EVAL-TPG-ZYNQ3</a> .
D4, D5	FMC_HPC_GBTCLK0_M2C_P, FMC_HPC_GBTCLK0_M2C_N	FPGA_REF_CLK_B+, FPGA_REF_CLK_B-	Reference Clock B from <a href="#">AD9528</a> to FPGA.
D8, D9	FMC_HPC_LA01_CC_P, FMC_HPC_LA01_CC_N	SYSREF_FROM_FPGA+, SYSREF_FROM_FPGA-	SYSREF from <a href="#">EVAL-TPG-ZYNQ3</a> to <a href="#">AD9528</a> on Interposer Board.
D11	FMC_HPC_LA05_P	FMC_TEST	JTAG Test Signal from <a href="#">EVAL-TPG-ZYNQ3</a> to Interposer Board.
D12	FMC_HPC_LA05_N	GPIO18_A	General-Purpose Input and Output.
D14, D15	FMC_HPC_LA09_P, FMC_HPC_LA09_N	FMC_SPI_CS0, FMC_SPI_CS1	SPI Chip Select Multiplex Bits from <a href="#">EVAL-TPG-ZYNQ3</a> to Interposer Board.
D17, D20, D18, D21	FMC_HPC_LA13_P, FMC_HPC_LA17_CC_P, FMC_HPC_LA13_N, FMC_HPC_LA17_CC_N	FMC_TX1_ENABLE_A, FMC_TX2_ENABLE_B, FMC_RX1_ENABLE_A, FMC_RX2_ENABLE_B	Tx1, Tx2, Rx1, and Rx2 Enable to the Indicated RF Card Transceiver Device.
D23, D24	FMC_HPC_LA23_P, FMC_HPC_LA23_N	FMC_RX1_LNA_ENABLE_A, FMC_RX2_LNA_ENABLE_A	Rx1 and Rx2 Low Noise Amplifier Enable on RF Card A, Postbuffer.
D26	FMC_HPC_LA26_P	FMC_CLK_RESET	Reset Signal to <a href="#">AD9528</a> , Prebuffer.
D27	FMC_HPC_LA26_N	FMC_CLK_SYSREF_REQUEST	SYSREF Request Signal to <a href="#">AD9528</a> , Prebuffer.
D29	FMC_HPC_TCK_BUF	NC	No Connect on the Interposer Board.
D30	FMC_TDI_BUF	JTAG_TDI	Loopback to the JTAG_TDO Pin.
D31	FMC_HPC_TDO_FMC_LPC_TDI	JTAG_TDO	Loopback to the JTAG_TDI Pin.
D32	3P3AUX	3P3VAUX	3.3 V from <a href="#">EVAL-TPG-ZYNQ3</a> Card.
D33	FMC_HPC_TMS_BUF	NC	No Connect on Interposer Board.
D34	NC	NC	No Connect.
D35	GA1	EEPROM_A1	I <sup>2</sup> C EEPROM Address Bit 1.
D36, D38, D40	VCC3V3	3P3V	3.3 V from <a href="#">EVAL-TPG-ZYNQ3</a> Card.
E2, E3	NC	NC	No Connect.
E3	NC	NC	No Connect.
E6, E7, E9, E10, E12, E13	NC	GPIO10_A, GPIO11_A, GPIO16_A, GPIO17_A, GPIO13_B, GPIO14_B	General-Purpose Input and Output. These pins are not connected on the <a href="#">EVAL-TPG-ZYNQ3</a> .

Pin No.	EVAL-TPG-ZYNQ3 Mnemonic	Interposer Board Mnemonic	Description
E15, E16, E18, E19, E21, E22, E24, E25, E27, E28, E30, E31, E33, E34, E36, E37 E39, F40, G39, H40	NC VADJ	NC FMC_VDD_IF	No Connect. LVDS Supply on <a href="#">EVAL-TPG-ZYNQ3</a> and CMOS Digital Power Supply for the Radio Board and Interposer Board.
F1 F4, F5 F7, F8, F10, F11, F13, F14, F16, F17	FMC_HPC_PG_M2C NC NC	3P3V NC GPIO8_A, GPIO9_A, GPIO14_A, GPIO15_A, GPIO11_B, GPIO12_B, GPIO16_B, GPIO17_B	3.3 V from <a href="#">EVAL-TPG-ZYNQ3</a> Card. No Connect. General-Purpose Input and Output. No connect on the <a href="#">EVAL-TPG-ZYNQ3</a> .
F19, F20, F22, F23, F25, F26, F28, F29, F31, F32, F34, F35, F37, F38	NC	NC	No Connect.
G2, G3	FMC_HPC_CLK1_M2C_P, FMC_HPC_CLK1_M2C_N	NC	No Connect on Interposer Board.
G6, G7	FMC_HPC_LA00_CC_P, FMC_HPC_LA00_CC_N	FPGA_SYSREF+, FPGA_SYSREF-	SYSREF from Interposer Board to <a href="#">EVAL-TPG-ZYNQ3</a> .
G9, G10	FMC_HPC_LA03_P, FMC_HPC_LA03_N	SYNCINB0_A+, SYNCINB0_A-	JESD204B SYNCIN Signal to RF Card A.
G12	FMC_HPC_LA08_P	FMC_SPI_MISO	SPI Data from <a href="#">EVAL-TPG-ZYNQ3</a> to Chip Selected. Also half duplex line for some devices, prebuffer.
G13	FMC_HPC_LA08_N	FMC_SPI_CS2	SPI Chip Select Multiplex Bits from <a href="#">EVAL-TPG-ZYNQ3</a> to Interposer Board.
G15, G16	FMC_HPC_LA12_P, FMC_HPC_LA12_N	FMC_TX1_ENABLE_B, FMC_RX1_ENABLE_B	Tx1 and Rx1 Enable on RF Card B Transceiver Device, Prebuffer.
G18, G19, G21, G22, G24, G25	FMC_HPC_LA16_P, FMC_HPC_LA16_N, FMC_HPC_LA20_P, FMC_HPC_LA20_N, FMC_HPC_LA22_P, FMC_HPC_LA22_N	GPIO2_A, GPIO3_A, GPIO4_B, GPIO5_B, GPIO0_B, GPIO1_B	General-Purpose Input and Output.
G27, G28	FMC_HPC_LA25_P, FMC_HPC_LA25_N	SYNCINB1_A+, SYNCINB1_A-	JESD204B SYNCIN signal to RF Card A.
G30, G31	FMC_HPC_LA29_P, FMC_HPC_LA29_N	GPIO6_B, GPIO7_B	General-Purpose Input and Output.
G33, G34	FMC_HPC_LA31_P, FMC_HPC_LA31_N	SYNCINB1_B+, SYNCINB1_B-	JESD204B SYNCIN Signal to RF Card B.
G36, G37	FMC_HPC_LA33_P, FMC_HPC_LA33_N	FMC_TX1_PA_ENABLE_B, FMC_TX2_PA_ENABLE_B	Tx1 and Tx2 Power Amplifier Enable on RF Card B, Prebuffer.
H1	NC	NC	No Connect.
H2	FMC_HPC_PRSENT_M2C_B	FMC_RF_PRESENCE	Active Low Presence Signal from Radio Board.
H4, H5	FMC_HPC_CLK0_M2C_P, FMC_HPC_CLK0_M2C_N	NC	No Connect on Interposer Board.
H7, H8	FMC_HPC_LA02_P, FMC_HPC_LA02_N	SYNCOUTB0_A+, SYNCOUTB0_A-	JESD204B SYNCOUT Signal to RF Card A.
H10	FMC_HPC_LA04_P	FMC_RESET_A	Reset Signal to Transceiver Device on RF Card A, Prebuffer.
H11	FMC_HPC_LA04_N	FMC_GP_INTERRUPT_A	General-Purpose Interrupt from the Transceiver Device on RF card A, Postbuffer.
H13	FMC_HPC_LA07_P	FMC_SPI_CLK	SPI Clock Signal from <a href="#">EVAL-TPG-ZYNQ3</a> to Selected Chip.
H14	FMC_HPC_LA07_N	FMC_SPI_MOSI	SPI Data from Chip Selected to <a href="#">EVAL-TPG-ZYNQ3</a> , Prebuffer.

Pin No.	EVAL-TPG-ZYNQ3 Mnemonic	Interposer Board Mnemonic	Description
H16, H17	FMC_HPC_LA11_P, FMC_HPC_LA11_N	SYNCOUTB0_B+, SYNCOUTB0_B-	JESD204B SYNCOUT Signal to RF Card B.
H19, H20, H22, H23, H25, H26	FMC_HPC_LA15_P, FMC_HPC_LA15_N, FMC_HPC_LA19_P, FMC_HPC_LA19_N, FMC_HPC_LA21_P, FMC_HPC_LA21_N	GPIO0_A, GPIO1_A, GPIO2_A, GPIO3_A, GPIO4_A, GPIO5_A	General-Purpose Input and Output.
H28, H29	FMC_HPC_LA24_P, FMC_HPC_LA24_N	FMC_TX1_PA_ENABLE_A, FMC_TX2_PA_ENABLE_A	Tx1 and Tx2 Power Amplifier Enable on RF Card A, Prebuffer.
H31, H32	FMC_HPC_LA28_P, FMC_HPC_LA28_N	FMC_RX1_LNA_ENABLE_B, FMC_RX2_LNA_ENABLE_B	Rx1 and Rx2 Low Noise Amplifier Enable on RF Card B, Postbuffer.
H34, H35	FMC_HPC_LA30_P, FMC_HPC_LA30_N	SYNCINB0_B+, SYNCINB0_B-	JESD204B SYNCIN Signal to RF Card B.
H37, H38	FMC_HPC_LA32_P, FMC_HPC_LA32_N	FMC_TX1_DRV_EN_B, FMC_TX2_DRV_EN_B	Tx1 and Tx2 Driver Amplifier Enable for RF Card B, Prebuffer.
J2, J3	NC	NC	No Connect.
J6, J7	NC	FMC_TDD1_SWITCH_B, FMC_TDD2_SWITCH_B	Time Division Duplex 1 and Duplex 2 Switch on RF Card B. Not connected on Rev. A interposer board 100-pin connector, prebuffer.
J9, J10, J12, J13, J15	NC	GPIO12_A, GPIO13_A, GPIO9_B, GPIO10_B, GPIO18_B	General-Purpose Input and Output. Not connected on the <a href="#">EVAL-TPG-ZYNQ3</a> .
J16, J18, J19, J21, J22, J24, J25, J27, J28, J30, J31, J33, J34, J36, J37, J39, K1, K4, K5	NC	NC	No Connect.
K7, K8	NC	FMC_RF_PRESENCE_A, FMC_RF_PRESENCE_B	Presence Signal from RF Card Indicated, Active Low.
K10	NC	FMC_RESET_B	Reset Signal to Transceiver Device on RF Card B, Prebuffer.
K11	NC	FMC_GP_INTERRUPT_B	General-Purpose Interrupt from the Transceiver Device on RF Card B, Postbuffer. Not connected on <a href="#">EVAL-TPG-ZYNQ3</a> .
K13, K14	NC	GPIO8_B, GPIO15_B	General-Purpose Input and Output. Not connected on the <a href="#">EVAL-TPG-ZYNQ3</a> .
K16, K17, K19, K20, K22, K23, K25, K26, K28, K29, K31, K32, K34, K35, K37, K38, K40	NC	NC	No Connect.






Figure 30. RF A J10 and J2 Debug Headers Pin Configuration

Table 7. J10 Debug Headers Pin Function Descriptions

Pin No.	Mnemonic	Description
1	VDD_IF	CMOS and LVDS Supply, 2.5 V Nominal.
2, 4	SPI_DRV1_CS_A, SPI_DRV2_CS_A	Low Indicates Tx1 and Tx2 Driver is Selected for SPI Communication on RF Card A.
3, 5	TX1_DRV_EN_A, TX2_DRV_EN_A	Tx1 and Tx2 Driver on RF Card A Enabled when High.
6	SPI_MOSI	SPI Master Out Slave In Signal from <a href="#">EVAL-TPG-ZYNQ3</a> Postbuffer.
7	FMC_SPI_CLK	SPI Clock Signal from <a href="#">EVAL-TPG-ZYNQ3</a> Prebuffer.
8	SPI_MISO	SPI Master In Slave Out Signal from Device Selected for SPI Communication Prebuffer.
9	FMC_SPI_MISO	SPI Master In Slave Out Signal from Device Selected for SPI communication Postbuffer.
10	SPI_CLK	SPI Clock Signal from <a href="#">EVAL-TPG-ZYNQ3</a> Postbuffer.
11	FMC_SPI_MOSI	SPI Master Out Slave In Signal from <a href="#">EVAL-TPG-ZYNQ3</a> Prebuffer.
12	FMC_RESET_A	Transceiver Device Reset Signal Active Low for RF Board A Prebuffer.
13	NC	No Connect.
14	TEST_A	Used for JTAG Boundary Scan. If the JTAG boundary scan is desired, an 0402 size 0 Ω resistor must be soldered to the solder pads labeled R129. TEST_A then yields a buffered output of FMC_TEST. Otherwise, this pin can be left floating.
15	ISENSE_5V1_A	Output of <a href="#">AD8211</a> Current Shunt Monitor for RF Card A.
16	GND	Connected to Ground.

Table 8. J2 Debug Headers Pin Function Descriptions

Pin No.	Mnemonic	Description
1	VDD_IF	CMOS and LVDS Supply, 2.5 V Nominal.
2, 4	TX1_ENABLE_A, TX2_ENABLE_A	Enable Signal to the Transceiver Device on RF Card A for Tx1 and Tx2.
3, 5	RX1_ENABLE_A, RX2_ENABLE_A	Enable Signal to the Transceiver Device on RF Card A for Rx1 and Rx2.
6, 8	RX1_LNA_ENABLE_A, RX2_LNA_ENABLE_A	Enable Signal to the LNA on RF Card A for Rx1 and Rx2.
7, 9, 11, 13	GPIO0_A, GPIO1_A, GPIO2_A, GPIO3_A	General-Purpose Input and Output Monitoring for RF Card A.
10, 12	TX1_PA_ENABLE_A, TX2_PA_ENABLE_A	Enable Signal to the PA on RF Card A for Tx1 and Tx2.
14, 15	TDD1_SWITCH_A, TDD2_SWITCH_A	Time Division Duplex Switch to RF Card A. Not connected on ADRV-DPD1 RF card.
16	GND	Connected to Ground.




Figure 31. RF B J1 and J9 Debug Headers Pin Configuration

Table 9. J1 Debug Header Pin Function Descriptions

Pin No.	Mnemonic	Description
1	VDD_IF	CMOS and LVDS Supply, 2.5 V Nominal.
2, 3	TX1_DRV_EN_B, TX2_DRV_EN_B	Tx1 and Tx2 Driver on RF Card B Enabled when High.
4, 6	SPI_DRV1_CS_B, SPI_DRV2_CS_B	Low Indicates Tx1 and Tx2 Driver is Selected for SPI Communication on RF Card B.
5, 7, 9, 11, 13	FMC_SPI_CS0, FMC_SPI_CS1, FMC_SPI_CS2, FMC_SPI_CS3, FMC_SPI_CS4	Serial Peripheral Interface Encoded Bit, see SPI Chip Select Lines for Code Table.
8, 10	FMC_I2C_SDA, FMC_I2C_SCL	I <sup>2</sup> C Serial Data and Clock Line from <a href="#">EVAL-TPG-ZYNQ3</a> .
12	FMC_RESET_B	Transceiver Device Reset Signal Active Low for RF Card B Prebuffer.
14	TEST_B	Used for JTAG Boundary Scan. To perform a JTAG boundary scan, an 0402 size 0 Ω resistor must be soldered to solder pads labeled R89. This pin is then a buffered output of FMC_TEST. Otherwise, this pin can be left floating.
15	ISENSE_5V1_B	Output of <a href="#">AD8211</a> Current Shunt Monitor for RF Card B.
16	GND	Connected to Ground.

Table 10. J9 Debug Header Pin Function Descriptions

Pin No.	Mnemonic	Description
1	VDD_IF	CMOS and LVDS Supply, 2.5 V Nominal.
2, 4	TX1_ENABLE_B, TX2_ENABLE_B	Enable Signal to the Transceiver Device on RF Card B for Tx1 and Tx2.
3, 5	RX1_ENABLE_B, RX2_ENABLE_B	Enable Signal to the Transceiver Device on RF Card B for Rx1 and Rx2.
6, 8	RX1_LNA_ENABLE_B, RX2_LNA_ENABLE_B	Enable Signal to the LNA on RF Card B for Rx1 and Rx2.
7, 9, 11, 13	GPIO0_B, GPIO1_B, GPIO2_B, GPIO3_B	General-Purpose Input and Output Monitoring for RF Card B.
10, 12	TX1_PA_ENABLE_B, TX2_PA_ENABLE_B	Enable Signal to the PA on RF Card B for Tx1 and Tx2.
14, 15	TDD1_SWITCH_B, TDD1_SWITCH_B	Time Division Duplex Switch to RF Card B. Not connected on ADRV-DPD1 RF card.
16	GND	Connected to Ground.




Figure 32. JTAG Pin Configuration

Table 11. JTAG Debug Header Pin Function Descriptions

Pin No.	Mnemonic	Type <sup>1</sup>	Description
1	VDD_IF	O	CMOS and LVDS supply, 2.5V nominal.
2	TMS	O	JTAG test mode select line, connected to GPIO 7 on RF card A.
3, 5, 9, 15, 17, 19	GND	GND	Connected to ground.
4	TCLK	O	JTAG test clock line, connected to GPIO 18 on RF card A.
6	TDO	O	JTAG test data out line, connected to GPIO 5 on RF card A.
7, 10 to 14, 18, 20	NC	NC	Not connected, this pin can be left floating.
8	TDI	O	JTAG test data in line, connected to GPIO 6 on RF card A.
16	$\overline{\text{TRST}}$	O	JTAG test reset active low.

<sup>1</sup> O is the output from the header pins. GND is ground. NC is no connect.

## USING THE SOFTWARE FOR TESTING

### GRAPHICAL USER INTERFACE OPERATION

The GUI is the controller of the ADRV-DPD1/PCBZ and interposer board. It controls the connection to the [EVAL-TPG-ZYNQ3](#) and interfaces with the ADRV-DPD1/PCBZ through the [EVAL-TPG-ZYNQ3](#).

1. Connect to the [EVAL-TPG-ZYNQ3](#) by clicking **Connect** from the graphical user interface (GUI) menu. Once connected, the hardware tree pane on the left side of the window updates with the radio board and the interposer board, shown in Figure 37.
2. When connecting to the [EVAL-TPG-ZYNQ3](#) for the first time, the user must update the device platform files by clicking **Device > Update > Platform Files**.
3. Select the interposer board from the hardware tree pane, and from the **Ref Clock Setup** tab (see Figure 46), select the desired reference clock.
4. Select the radio board from the hardware tree view and from the **Config** tab, select the desired radio configuration.
5. Use the other configuration tab (see the Configuring the AD9375 section) for the radio board to set up the desired configuration.
6. When all the configuration tabs are completed as desired, click **Program** in the menu bar to configure the ADRV-DPD1/PCBZ and ADRV-INTERPOS1/PCBZ evaluation kit.
7. The [AD9375](#) is in radio on mode.
8. In transmit mode, the user can load data to send via the **Transmit Data** tab from the system tabs. Test waveform data can be loaded from a file, or the built-in tone generator tool (see Figure 60) can be used to generate data. Click **Play** to send the waveform data to the transmit.
9. Use the **RF Controls** tab from the system tabs to configure the transmit RF path from the [AD9375](#) to the antenna connectors.
10. In receive mode, the **Receive Data** tab can observe data received by the [AD9375](#). Use the **RF Controls** tab from the system tabs to enable or disable the low noise amplifiers

(LNAs) in the receive RF path from the antenna connectors to the [AD9375](#).

11. Use the **DPD Control** tab from the system tabs to enable or disable DPD adaptation on the transmit paths.

### STARTING THE [AD9375](#) SCES

Start the GUI by clicking **Start > All Programs > Analog Devices > Small Cell Evaluation Software > Small Cell Evaluation Software**. Figure 34 shows the opening page of the SCES after it is activated.

#### Demo Mode

Figure 35 shows the opening page of the SCES when the evaluation hardware is not connected. The user can use the software in demo mode by completing the following steps:

1. Click **Connect** in the top left corner of the window.
2. Click **OK** in the **Zynq Not connected** error box (see Figure 33).




Figure 33. **Zynq Not connected** Window

3. After clicking **OK**, the software progresses into demo mode, in which a superset of all features is displayed.

Connection status is indicated at the bottom of the software window titled **Zynq Platform**. When the status display reads **Disconnected**, the SCES is operating in demo mode.

Demo mode is a generic limited version of the software that provides an overview of the transceiver features and evaluation software. Demo mode does not support some features that are specific to the ADRV-DPD1/PCBZ.




Figure 34. ADRV-DPD1/PCBZ SCES Opening Page




Figure 35. SCES Demo Mode



**NORMAL OPERATION**

When the hardware is connected to a PC and the user wants to use the complete evaluation system, SCES establishes a connection to the Zynq system via the Ethernet cable after the user clicks **Connect**. When a proper connection is established, the software identifies the hardware connected. The software exits demo mode and enters small cell evaluation system connected mode. The daughter card device tree updates and shows the connected radio board and interposer board.

The user can click the **DaughterCard** option in the device tree, shown in Figure 37. After selecting **DaughterCard**, information about revisions of different setup blocks appears in the main window. The bottom of that window shows the TCP IP address, set to 192.168.1.10, and the port number, set to 55555. Figure 36 shows an example of the correct connection between a PC and a Zynq system with a daughter card connected to it.

Daughter Card Information	
PCB NAME	ADRV-DPD1/PCBZ
SERIAL #	0000
REF CLOCK FREQ.	Not Programmed
FPGA VERSION	46010200
CMD_SERVER VERSION	1.5.0.3563.SC

Connection	
TCP IP Address	192.168.1.10
Port Number	55555

16483-012

Figure 36. Correct PC Zynq Connection with Daughter Card

**Software Update**

Typically, when installing an SCES update, the user is also required to update the platform files. The user can perform a platform files update by clicking **Device > Update > Platform Files**. SCES automatically updates files on the **EVAL-TPG-ZYNQ3** SD card and reboots the ADRV-DPD1/PCBZ system.

When all updates are installed, the system is ready for normal operation.

Full version details of the software and hardware can be retrieved by clicking **Help > About** in the SCES menu.

16483-011

Figure 37. Project Setup Page of the ADRV-DPD1/PCBZ Software




Figure 38. Checking the Full Version Details of the Hardware and Software

**GUI REFERENCE**

The following sections outline all the options within the pages and tabs of the SCES for user reference.

**Configuring the AD9375**

The SCES contains four main user configurable tabs (see Figure 39, Figure 40, Figure 41, and Figure 46). After the user selects **AD9375 Radio Card** in the device tree, the **Config** tab appears. Contained within this tab are nine subtabs that contain setup options for the device.

**Configuration Tab**

The first tab displayed is the **Configuration** tab. When this tab is selected, the initial screen appears, shown in Figure 39, and the user can select the following:

- The device clock frequency
- The number of active receive channels
- The number of active transmit channels
- The observation/sniffer input
- Profiles for receiver, transmitter, observation receiver, and sniffer receiver
- Receiver, transmitter, and sniffer receiver/observation receiver local oscillator (LO) frequency

The small cell reference design (SCRD) radio has frequency-selective components in the RF paths. The LO frequencies chosen and the RF signal bandwidths used to contain the RF signal entirely within the specified operating bandwidth. For third generation partnership project long-term evolution (3GPP LTE) Band 7 radio boards, the usable transmitter range for a 20 MHz signal bandwidth is 2630 MHz to 2680 MHz, as the Band 7 specification is 2620 MHz to 2690 MHz.



**Calibration Tab**

The second user configurable tab is **Calibration**, and it enables initializations and tracking receiver/transmitter QEC and LOL calibrations. Figure 40 shows a configuration example. The user can enable or disable initialization calibrations as well as tracking calibrations.

For **External Tx LOL** initialization calibration together with either **Tx1 LOL** or **Tx2 LOL** tracking calibrations, use an external circuit. This section explains the internal hardware configuration only. Refer to the [AD9375 Design File Package](#) for details on the external hardware configuration. The **External Init Attn** option allows the user to control the level of attenuation applied initially at both of the [AD9375](#) transmitter outputs simultaneously.




Figure 40. Calibration Tab

**JESD204b Setup Tab**

The third user configurable tab is **JESD204b Setup**, which sets the characteristics of the digital data interface. Figure 41 shows a configuration example. The user can set the desired JESD204B lane configuration, select scrambling, and determine whether the selected framer/deframer relinks on SYSREF.

The user can also select the use of an internal (free running) or external (provided by the [AD9528](#)) SYSREF to synchronize the JESD204B links.

Note that the receiver and observation receiver share JESD204B lanes. Lanes configured for receiver cannot also be used for the observation receiver.




Figure 41. JESD204b Setup Tab



**AGC Tab**

The automatic gain control (AGC) can be configured in the AGC tab. For details about modifiable settings for the AGC and

consequent changes on the AD9375 device, refer to the AD9375 Design File Package.




Figure 42. AGC Tab

16483-119

**GPIO Tabs**

The **GPIO Config** tab and the **3v3 GPIO** tab are used for GPIO configuration.

The **GPIO Config** tab contains all the configuration options for the GPIO header pins on the interposer board that the user can configure to debug, test, or evaluate the SCRD.

The pins are for interfacing with test equipment or providing signals to output devices such as LEDs, or inputting options with switches.

The function of each pin is defined in this tab. The state of the pins written or read by the SCRD can be verified with the software by clicking **Check GPIO**. After changing options in the tab, clicking **Program GPIO** updates the configuration in the hardware.

GPIO Pin 8, Pin 9, and Pin 11 to Pin 17 are not connected to the radio board, but can still be controlled in the **GPIO Config** tab.




Figure 43. GPIO Config Tab

The **3v3 GPIO** tab sets the characteristics of the 3.3 V GPIO interface of the [AD9375](#).

For the ADRV-DPD1/PCBZ, the [AD9375](#) 3v3 GPIO Pin 0 to Pin 5 are used for devices on board. It is not recommended to use these pins, because using these pins may yield unexpected results,

and the settings are overwritten by the software when required. Connections for these pins are shown in Figure 102.

3v3 GPIO Pin 6 to Pin 11 are not connected to anything on the radio board, but can still be controlled in the **3v3 GPIO** tab.

Figure 44 shows the default configuration.




Figure 44. 3v3 GPIO Tab

**Rx Summary, Tx Summary, and ObsRx/Sniffer Summary Tabs**

The **Rx Summary**, **Tx Summary**, and **ObsRx/Sniffer Summary** tabs summarize the setup and include a corresponding graph. They are based on the profile selection in the **Configuration** tab (see Figure 39). In each of these tabs, the user can check clock rates at each filter node, as well as filter characteristics and their pass band flatness.

Quick zooming capability allows zooming of the pass band response by using the mouse cursor to drag a box to select the

zoom area, as well as restoring the plot to full scale by right clicking on the graph area and selecting **Zoom Out**.

The SCES also provides the capability to export the data plotted on the graphs to an external file. This export is performed by right clicking on the graph area and selecting **Export Data to File**. Data can then be saved to a file for later analysis.

Figure 45 shows an example of the **Rx Summary** tab with the resulting composite filter response for the chosen profile.




Figure 45. Rx Summary Tab

**Clock Setup**

The interposer board utilizes the AD9528 clock device to provide the main clock (DEV\_CLK) and SYSREF with pulses to the AD9375 via the 100-way connector. The interposer board also provides various clocks and SYSREF with pulses to the FPGA on the EVAL-TPG-ZYNQ3 via the FMC connector.

The AD9528 can be configured using the Ref Clock Setup tab, as shown in Figure 46.

Set the values of the reference clock inputs for Ref A and Ref B using the respective boxes, and select the active reference clock using Ref Clock Selection.

For details on the connections on the interposer board, refer to the System Reference Clocks section.




Figure 46. Ref Clock Setup Tab

16483-1020






Figure 47. Device Programmed Successfully

## Programming the Evaluation System

After all the tabs are configured, the user can click **Program**. The SCES sends a series of API commands that are executed by a dedicated Linux application running on the [EVAL-TPG-ZYNQ3](#). When programming is complete, the system is ready to operate. A progress bar is visible at the bottom of the window. Figure 47 shows the window with the progress bar and message after the device has been programmed.

## OTHER SCES FEATURES

The [AD9375](#) SCES software provides the user with multiple options to store and load SCES configurations as well as hardware configurations.

### Device Dropdown Menu

Figure 48 shows all commands in the **Device** dropdown menu. The **Device** dropdown menu allows the user to select the following commands:

- Click **Update > Platform Files** when a new version of the [AD9375](#) SCES software is installed or prior to first time use, when files stored on the [EVAL-TPG-ZYNQ3](#) SD card need to be updated. See the Software Update section for more details.
- Click **Reboot Zynq Platform** when a soft restart of the evaluation system is desired.
- Click **Shutdown Zynq Platform** when the user wants to power down the ADRV-DPD1/PCBZ. The user must use this command to execute the correct power-down sequence. If this procedure is not followed, the file system on the SD card can become corrupted and cause the ADRV-DPD1/PCBZ system to stop operating.

### File Dropdown Menu

Figure 49 shows all commands in the **File** dropdown menu. The **File** dropdown menu allows the user to select the following commands:

- **Save GUI Setup** stores all [AD9375](#) SCES configuration settings. SCES generates an XML file with all software settings recorded. The user can reload software settings by clicking **Load Setup** and selecting the saved setup file.
- **Load GUI Setup** loads all [AD9375](#) SCES configuration settings stored in XML files that were saved using the **Save GUI Setup** command.
- **Load Custom Profile** loads a custom version of the [AD9375](#) SCES profile. Use separate software to generate an [AD9375](#) custom profile.
- **Clear Custom Profile** restores the [AD9375](#) SCES software to its state prior to loading custom profile using the **Load Custom Profile** command.
- **View Log Files** monitors API activities. This command opens the window shown in Figure 50. In this window, the user can select from the following options:
  - **AD9371DLL Log** is not applicable to the hardware discussed in this user guide. It shows a sample IronPython script as a placeholder.
  - **ErrorLog** monitors the error log. The user can observe error messages reported by the API software layer.

The content in the **Log Window** is updated when the user clicks **Refresh Log**. The **Log Window** allows the user to store log messages in the form of text files for further analysis. The log window can be cleared by clicking **Clear Log**.

- **Exit** opens the **Shutdown** window, as shown in Figure 51. In this window, the user can select from the following options:
  - **Switch Zynq Off** powers down the Zynq FPGA system and closes the SCES software.
  - **Close GUI Only** closes only the SCES software, leaving the Zynq system active.
  - **Cancel** closes the window.




Figure 48. AD9375 SCES Device Dropdown Menu




Figure 49. AD9375 SCES File Dropdown Menu




Figure 50. AD9375 SCES Log Window




Figure 51. AD9375 SCES **Shutdown** Window

**Tools Dropdown Menu**

Figure 52 shows all commands in the **Tools** dropdown menu. The **Tools** dropdown menu allows the user to select the following commands:

- **Options** opens the **Options** window, shown in Figure 53. This window allows the user to set the path to the IronPython library folder. This setting is automatically populated with a path set during the installation process.
- **Create Script** allows the user to store an **AD9375** initialization script. The SCES allows the user to create a script in the following forms:
  - **Python** asks for a script file name and directory in which it can be stored. **AD9375** SCES generates a new\_name.py file with all API initialization calls in the form of IronPython functions. That file can then be executed using the **Iron Python Script** tab, as shown in Figure 63. See the Scripting section for more information.
  - **C Script** opens the **Save As** window, requiring the user to give the file a name and specify a location for storage. Based on configuration settings outlined in the Configuring the AD9375 section, the SCES sets up structure members values that are used by the API commands. The SCES allows the user to create a \*.c file that contains the initial values. This file can be imported into a user system that utilizes the **AD9375** APIs. The SCES generates the following five separate files:

- **Headless.c** provides an example file that makes calls into the **AD9375** API to initialize the **AD9375** device.
- **Headless.h** is the header file for headless.c.
- **User\_name.c** contains all initialization values for the structure members used by **AD9375** APIs.
- **User\_name.h** is the header file for user\_name.c.
- **User\_name\_ad9528init.c** contains all initialization values for the structures used by the **AD9528** clock integrated circuit (IC) APIs.
- **Memory Dump** provides users with the ability to store register values from the **AD9375** internal ARM processor, the **AD9375** register map, and the Zynq FPGA register map. When the user clicks **Memory Dump**, the user must enter a name for the files and select a location where they are to be stored. The SCES then reads the internal register values and stores them in the following three separate files:
  - **File\_name.bin** stores the **AD9375** internal ARM processor dump.
  - **File\_name\_MykonosReg.txt** stores the **AD9375** register dump.
  - **File\_name\_FpgaReg.txt** stores the Zynq FPGA register dump.




Figure 52. AD9375 SCES Tools Dropdown Menu




Figure 53. AD9375 SCES Options Window

### Help Dropdown Menu

Figure 56 shows all commands in the **Help** dropdown menu. The **Help** dropdown menu allows the user to select the following commands:

- **API Help File** opens the **Mykonos Device API** file in Windows help format (\*.chm). Refer to this document when looking for detailed information about [AD9375](#) API commands.
- **DLL Help File** opens the **ADI ZC706 TCP/IP Client DLL** file in Windows help format (\*.chm). Refer to this document when looking for detailed information about functions to control the [AD9375](#), which use the Xilinx ZC706 FPGA platform.
- **About** opens a window containing information about the SCES and DLL versions installed on the PC of the user, as well as software and firmware versions installed on the [EVAL-TPG-ZYNQ3](#) SD card. It also displays information about the [AD9375](#) internal ARM firmware version (see Figure 54).




Figure 54. AD9375 SCES Help/About Window



**System Status Bar**

The AD9375 SCES provides the user with visual information about the current state of the evaluation system. Figure 56 shows an example of the SCES status bar information.

The status bar information can be interpreted as follows:

- **Zynq Platform: Connected** indicates that a connection between the PC and the EVAL-TPG-ZYNQ3 is established. **Zynq Platform: Disconnected** indicates no established connection between the PC and the EVAL-TPG-ZYNQ3.
- **Radio: On** indicates that the AD9375 is enabled and ready to transmit and receive. **Radio: Off** indicates that the

AD9375 must be initialized and moved into the **Radio: On** state before signals can be transmitted or received.

- **Tracking: TxQEC TxLOL RxQEC** displays the status of the tracking calibrations utilized by the AD9375. A green indicator indicates that calibration is enabled and active. A red indicator indicates that calibration is enabled but not active. A grey indicator indicates that SCES calibration is disabled using the **Calibration** tab (see the Calibration Tab section).
- **Programmed Successfully** indicates progress when programming the evaluation system.




Figure 55. AD9375 SCES Help Dropdown Menu




Figure 56. AD9375 SCES Status Bar

# RECEIVER SETUP

## RECEIVE DATA OPTIONS

After configuring the [AD9375](#) SCES using the **Config** tab and programming the system by clicking **Program**, the system is ready for normal operation. Clicking the **Receive Data** tab opens the window shown in Figure 57. When the **Receive Data** tab is open, the user can enter the RF receiver center frequency in megahertz. The receiver gain can be set by entering the desired gain index for each receiver channel. The gain index refers to the value in the programmable gain index table. Refer to the [AD9375 Design File Package](#) for details on gain index table implementation. The user can also enable or disable Rx1 or Rx2 QEC tracking calibrations as well as rerun receiver initialization calibrations.

By clicking the play button in the **Receiver Data** tab toolbar, the [AD9375](#) moves to the receive state and graphs the received data in both frequency and time domains. An example of a captured waveform is shown in Figure 57.

The upper plot displays the fast Fourier transform (FFT) result. The user can select if both Rx1 and Rx2 data are displayed in this pane or only one of them by selecting the corresponding check boxes.

The lower plot shows the time domain waveform. The user can select whether both Rx1 and Rx2 data are displayed in this pane, or only one of them, by selecting the corresponding check boxes. The user can also select if only in phase (I) or only quadrature phase (Q) data are displayed, or both. The time domain waveform display supports zooming by selecting a region of the time domain plot to zoom. Right clicking in the **Time Domain** pane and selecting **Undo All Zoom/Pan** returns the time domain plot to its original scale. The user can enable autoscaling in the **Time Domain** plot by selecting the **AutoScale** check box.

If the FFT analysis is selected by clicking the multicolored pie chart button in the toolbar, basic analysis information from the FFT is displayed on the left side of the screen. The FFT results are displayed separately for each receiver channel.




Figure 57. Receive Data Tab

The **RxTrigger** dropdown menu can select the following settings:

- **IMMEDIATE** starts the capture as soon as the SPI command is received to initiate capture.
- **EXT\_SMA** starts the capture when a high level is present at Connector J68 on the [EVAL-TPG-ZYNQ3](#).
- **TDD\_SM\_PULSE** gives control of the receiver data paths to the state machine that is implemented in the Zynq FPGA. This setting is used when the [AD9375](#) is operating in time division duplex (TDD) mode. TDD mode is not currently supported. The SCRD radio is currently available only as a frequency division duplex (FDD) variant.

The received data can be saved to a file by clicking the save button in the toolbar. This button opens a dialogue box allowing selection of the format for the exported data. The following file types are supported:

- **Agilent Data** adds a header to the saved file so that Agilent (Keysight) vector signal analysis (VSA) software can read it and use it to demodulate the data. The header is followed by data stored in I <TAB> Q <NEW\_LINE> format.
- **No Header (Tab delimited)** saves data as a text file where I data is separated by a <TAB> from Q data. Each data record is finished with a <NEW\_LINE> character. There is no header information stored in this file format.
- **No Header (Comma delimited)** saves data as a text file where I data is separated by a comma from Q data. Each data line is finished with the <NEW\_LINE> character. There is no header information stored in this file format.

The number of points saved to the file is determined by the number of samples selected in the # **Samples** spin box.

The user can also rerun initial Rx calibrations by clicking **Run Cals**. When calibrations are in progress, this button text temporarily changes to **Running** until the calibration completes. It is not recommended to apply an input signal to the receiver input when performing an initial calibration.

The user can also enable or disable Rx1 and Rx2 QEC tracking calibrations. The **Rx1 QEC Tracking** check box enables tracking calibration for the Rx1 path and the **Rx2 QEC Tracking** check box enables tracking calibration for the Rx2 path. Tracking calibrations operate when a receiver signal path receives data.

## OBSERVATION RECEIVER SIGNAL CHAIN

Clicking the **ObsRx Sniffer Data** tab opens the page shown in Figure 58. Note this tab is only fully functional if the transmitter is running because the observation receiver requires the transmitter local oscillator (TXLO). When this tab is open, the user can enter the observation receiver RF center frequency in megahertz. The observation receiver gain can be set by entering the desired gain index. The gain index refers to the value in the programmable gain index table. Refer to the [AD9375 Design File Package](#) for details on gain index table implementation.

The user can select the observation channel from the **ObsChannel** dropdown menu. The following options are available:

- **Internal path** allows the ObsRx path to be used by internal calibrations. Refer to the [AD9375 Design File Package](#) for details on calibration requirements.
- **Sniffer A.**
- **Sniffer B.**
- **Sniffer C.**
- **ORX1 with TXLO.**
- **ORX2 with TXLO.**
- **ORX1 with SNIFFERLO.**
- **ORX2 with SNIFFERLO.**

None of the [AD9375](#) sniffer receiver inputs are connected to anything on the radio board.

After pressing the play button in the toolbar in the **ObsRx Sniffer Data** tab, the [AD9375](#) moves to the receive state and graphs the output data. An example of a captured waveform is shown in Figure 58.

The upper plot displays the FFT result. If the FFT analysis is selected by clicking the pie chart button in the toolbar, basic analysis information from the FFT is displayed on the left side of the screen.

The lower plot shows the time domain waveform. The user can select whether only I or only Q data is displayed. The time domain waveform display supports zooming by selecting a region of the time plot to zoom. Right clicking on the **Time Domain** plot and selecting **Undo All Zoom/Pan** returns the time domain plot to its original scale.

The data received by the observation receiver channel can be saved to a file in the same manner as the receiver data, by following the instructions in the Receive Data Options section.




Figure 58. ObsRx Sniffer Data Tab

## TRANSMITTER SETUP

Clicking the **Transmit Data** tab opens the page shown in Figure 59.

The upper plot displays the FFT result. The user can select whether both Tx1 and Tx2 data are displayed in this pane, or only one of the frequency plots, by selecting the corresponding check boxes.

The lower plot shows the time domain waveform. The user can select whether both Tx1 and Tx2 time plots are displayed in this pane, or only one of these plots, by selecting the corresponding check boxes. The user can also select whether only I or only Q data is displayed.

The time domain waveform display supports zooming by selecting a region of the plot to zoom. Right clicking on the **Time Domain** pane and selecting **Undo All Zoom/Pan** returns the time domain plot to its original scale. The user can enable autoscaling by right clicking in the time domain plot and selecting **AutoScale**.

When the **Transmit Data** tab is open, the user can enter the RF transmitter center frequency in megahertz in the **RFLO Frequency** spin box, change attenuation level independently for each transmitter output, enable or disable different calibrations, control data scaling, and transmit continuous waveform (CW) tones or a waveform loaded in a transmitter data file.



Figure 59. Transmit Data Tab

## TRANSMIT DATA OPTIONS

The SCES provides the following options for inputting transmitter data:

- A single tone or dual tone signal can be generated by the evaluation system using the **ToneParameters** dialog box, as shown in Figure 60. In this box, the user can select the number of tones (one or two) that are transmitted on the selected transmitter output. The user has control over the tone frequency offset relative to the LO frequency, as well as the tone amplitude(s) in decibels relative to full scale. The user can store those signals in the form of text files by clicking **Save Tx Raw Data into a File**. Click the play button in the toolbar before data is populated into these files.
- User generated data files can be selected by clicking **Load Tx1** and **Load Tx2**.
  - Format these files as I sample <TAB> and Q sample <NEW\_LINE> per line. Each I or Q sample must be an integer in the range between +32,768 to -32,767.
  - If peak values of I and Q samples are very low, the signal can be normalized to full scale using the **Scaling Required** check box in the **Load** window.
  - File size is limited to four megasamples (MS) for each channel (I data = 4 MS maximum, Q data = 4 MS maximum). The **EVAL-TPG-ZYNQ3** allocates 134,217,728 bytes for each buffer. Rx1, Rx2, observation receiver, Tx1, and Tx2 have separate buffers. Each data path uses 4 bytes per complex sample (16 bits for the I sample and 16 bits for the Q sample). Therefore, each data path has 33,554,432 16-bit I/Q pairs. A 122.88 MSPS I/Q rate therefore translates to a maximum of just over 273 ms of capture time for each channel.

Clicking the play button on the toolbar starts signal transmission on the **AD9375** Tx1 and/or Tx2 outputs. Clicking play starts a process in which the generated CW data or the I/Q waveform data in the Tx1 and Tx2 files are sent to the **AD9375**. The data is loaded into the random access memory (RAM) of the **EVAL-TPG-ZYNQ3**, and a RAM pointer loops through the data continuously until the user clicks stop on the toolbar.

The **Tx1 Attenuation (dB)** spin box allows the user to control analog attenuation in the Tx1 channel. The **Tx1 Attenuation (dB)** spin box provides 0.05 dB of attenuation control resolution. The **Tx2 Attenuation (dB)** spin box performs the same operation on the Tx2 channel.

The **Tx1 Scaling (dBFS)** spin box allows the user to control digital scaling of data sent over the Tx1 channel. The scaling can be set in 1 dB increments. Scaling is only available for transmitter data loaded using the **Load Tx1** button. The **Tx2**

**Scaling (dBFS)** box performs the same operation on the data sent over the Tx2 channel. It is recommended to apply some of this digital scaling to a signal that is close to full scale (0 dBFS) when DPD is applied, which allows for gain expansion of the signal.

The **Tx1 LOL Tracking** check box enables transmitter LOL tracking calibration. Calibration improves the LOL performance on the Tx1 channel. The **Tx2 LOL Tracking** check box performs the same operation on the Tx2 channel. To perform Tx LOL tracking calibrations, circuitry external to the **AD9375** is required to route the transmitter signal back to the observation receiver input. The SCRD radio has this circuitry.

The **Tx1 QEC Tracking** check box enables transmitter QEC tracking calibration on the Tx1 channel. Calibration improves the analog quadrature modulator performance of the **AD9375**. The **Tx2 QEC Tracking** check box performs the same operation on the Tx2 channel.

Tx1 and Tx2 LOL and QEC tracking calibrations can operate only when the observation receiver path is configured to be used with internal calibration. When the user enables transmitter outputs, the **AD9375** SCES automatically reconfigures the observation receiver path to the internal calibration mode. The user can change the observation receiver path at any time using the **ObsRx Sniffer Data** tab. Refer to the **AD9375 Design File Package** for details on calibration.

The **Tx Init Cals** button runs transmitter initialization QEC and LOL calibrations. It is recommended to run these calibrations first, before the user starts to transmit signals. While the initial calibrations are running, high level tones are present at the **AD9375** transmitter outputs. Therefore, it is recommended to disable the PA until this calibration finishes.

Both of the **AD9375** transmitter outputs are recommended to be terminated with 50  $\Omega$  loads during the initial calibration process.




Figure 60. Transmitter **ToneParameters** Dialog Box



## RF PATH AND DPD CONTROLS

By default, the transmitter output RF paths and the Rx input RF paths are disabled. To configure and enable the RF paths, use the **RF Control** and **DPD Control** tabs.

### TRANSMITTER RF PATH CONTROLS

Each transmitter RF path features a gain amplifier with a built in step attenuator and a PA, as shown in Figure 10. The **RF Control** tab features the controls to enable or disable the amplifiers and to set the digital step attenuator, as shown in Figure 61.

The minimum attenuation that can be set is 0 dB. The maximum attenuation depends on the device fitted as the gain amplifier. For example, radio boards with **ADL5335** gain amplifiers exhibit an attenuation range of 0 dB to 20 dB in 0.5 dB increments.

### RECEIVER RF PATH CONTROLS

Each receiver RF path features an LNA, as shown in Figure 10. The LNAs for Rx1 and Rx2 can be independently enabled or disabled by clicking the respective button in the **RF Control** tab, shown in Figure 61.




Figure 61. RF Control Tab

## DPD CONTROLS

The [AD9375](#) transceiver features a low power DPD algorithm that runs on-chip on an ARM processor. This feature can be enabled or disabled via the DPD controls on the **DPD Control** tab, as shown in Figure 62.

To enable the DPD feature, select the transmitter path(s) for which linearization is required by selecting the **Tx1 Dpd Adaptation** and **Tx2 Dpd Adaptation** check boxes, then enable DPD tracking by clicking **Start DPD**.

To disable the DPD feature for a transmitter path, select the check box for the transmitter path that no longer requires linearization and disable DPD tracking by clicking **Reset DPD**.

Note that DPD can only be used after the initial calibrations are done, while the transmitter is enabled, while the waveform playback is running, and while the gain amplifier and PA are both enabled.




Figure 62. **DPD Control** Tab

## SCRIPTING

After the user configures the device to the desired profile, a script can be generated with all API initialization calls in the form of IronPython functions. The **Tools > Create Script > Python** command can be used to accomplish this task. See the Tools Dropdown Menu section for more details.

The **Iron Python Script** tab allows the user to use the IronPython language to write a unique sequence of events and then execute them using the ADRV-DPD1/PCBZ system.

Scripts generated using the **Tools > Create Script > Python** command can be loaded, modified if needed, and run in the **Iron Python Script** tab. Figure 63 shows the **Iron Python Script** tab after executing the **File > New** command in the **Iron Python Script** tab. The top pane contains IronPython script commands, and the bottom pane of the window displays the script output.

The **Iron Python Script** tab provides the user with a number of options to manipulate the editing and execution of the IronPython scripts. The **File** dropdown menu in the **Iron Python Script** tab, shown in Figure 64, contains the following commands:

- **New** creates a new IronPython script that connects to the [AD9375](#) small cell reference system and checks the [AD9375](#) API version operating on the [EVAL-TPG-ZYNQ3](#).
- **Load** allows the user to load previously stored IronPython scripts.
- **Save** and **Save As** allow the user to store IronPython scripts.
- **Close** closes the currently active **Iron Python Script** tab without saving.




Figure 63. Iron Python Script Tab




Figure 64. File Menu in the Iron Python Script Tab




Figure 65. Build Menu in the Iron Python Script Tab

The **Build** dropdown menu in the **Iron Python Script** tab, shown in Figure 65, contains the following commands:

- **Run** executes the IronPython script open in the currently active **Iron Python Script** tab using the ADRV-DPD1/PCBZ. Script output is displayed at the bottom of the **Iron Python Script** tab.
- **Clear Script** clears the IronPython script editing pane.
- **Clear Output** clears the IronPython script output pane.

### IRONPYTHON SCRIPT EXAMPLE

The following example, which is generated by executing the **File > New** command in the **IronPython Script** tab, connects to the [AD9375](#) small cell reference system and then checks and displays the version of the [AD9375](#) API operating on the [EVAL-TPG-ZYNQ3](#).

When using the **Iron Python Script** tab, the user can execute any API command.

The list of all API commands is provided by the SCES. The list can be viewed by clicking **DLL Help File** in the **Help** menu. All [AD9375](#) API functions, when called in the **Iron Python Script**

tab, must be renamed according to the Mykonos API syntax, such as `MYKONOS_functionName()`, to reflect the IronPython syntax, `Mykonos.functionName()`.

A header with a new class instance for a new connection must be added. For example, after calling

```
#Create an Instance of the Class
Link = AdiCommandServerClient.Instance
```

The new class instance for the [AD9375](#) evaluation hardware is `Link`.

An example of an API function called using IronPython follows. If the user wants to check the gain index for the Rx1 signal chain using the [AD9375](#) API function called

```
MYKONOS_getRx1Gain()
```

The user calls the following IronPython function:

```
print Link.Mykonos.getRx1Gain()
```

This call assumes that the platform is initialized using the example code described in this section.

```
#####
#ADI Demo Python Script
#####

#Import Reference to the DLL
import clr
clr.AddReferenceToFileAndPath("C:\\Program Files (x86)\\Analog Devices\\Small Cell Evaluation
Software\\AdiCmdServerClient.dll")
from AdiCmdServerClient import AdiCommandServerClient
from AdiCmdServerClient import Mykonos

#Create an Instance of the Class
Link = AdiCommandServerClient.Instance

#Connect to the Zynq Platform
if(Link.hw.Connected == 1):
    Connect = 0
else:
    Connect = 1
    Link.hw.Connect("192.168.1.10", 55555)

#Read the Version
print Link.version()

#Disconnect from the Zynq Platform
if(Connect == 1):
    Link.hw.Disconnect()
```

## TROUBLESHOOTING

This section provides a quick help guide with a description of what to do if the system is not operational. This guide assumes that the user followed all the instructions and that the hardware configuration matches the one described in this user guide.

### STARTUP

#### No LED Activity (Zynq)

If there is no LED activity on the [EVAL-TPG-ZYNQ3](#) board,

1. Check if the [EVAL-TPG-ZYNQ3](#) is properly powered. There must be 12 V present at the J22 input, and after powering the [EVAL-TPG-ZYNQ3](#) on (with SW1 turned on), the following must be true:
  - The fan on the [EVAL-TPG-ZYNQ3](#) is active.
  - A number of green LEDs on the [EVAL-TPG-ZYNQ3](#) near SW1 are on with no red LEDs active on the [EVAL-TPG-ZYNQ3](#).

[EVAL-TPG-ZYNQ3](#) GPIO LEDs follow the sequence described in the Hardware Operation section.

2. If the LED sequence does not follow the one described, check the jumper settings and SW11 positions on the [EVAL-TPG-ZYNQ3](#). If the jumper settings are correct, check that the SD card is properly inserted into the socket (J30). It is recommended to use the SD card provided with the evaluation system. The SD card can be updated to the appropriate image that is available in the SCES under **Device > Update > Platform Files**.

If there is still a problem and the user is certain that the [EVAL-TPG-ZYNQ3](#) is operational, contact an Analog Devices representative for assistance.

#### LEDs Active but SCES Reports that Hardware is Not Connected

If the SCES reports that the hardware is not connected,

1. Check if the Ethernet cable is properly connected to the PC used to run the SCES and the [EVAL-TPG-ZYNQ3](#). LEDs on the [EVAL-TPG-ZYNQ3](#) next to the Ethernet socket flash when the connection is active.
2. If the Ethernet cable is properly connected, check that the Windows operating system (OS) is able to communicate

over the Ethernet port with the [EVAL-TPG-ZYNQ3](#).

Check if the IP address and open ports for the Ethernet connection used to communicate with the [EVAL-TPG-ZYNQ3](#) follow the advice provided in the SCES Setup section.

3. Run cmd.exe on the Windows OS and type **ping 192.168.1.10**. The user can see a reply from the [EVAL-TPG-ZYNQ3](#). If no reply is received, reexamine the connection with the [EVAL-TPG-ZYNQ3](#).
4. If a connection with the [EVAL-TPG-ZYNQ3](#) is established but SCES still reports that the hardware is not available, ensure that Port 22 (secure shell (SSH)) and Port 55555 (evaluation software) are not blocked by firewall software on the Ethernet connection used to communicate with the [EVAL-TPG-ZYNQ3](#). Both ports must be open for normal operation. Refer to the SCES Setup section for more details.

#### LED 1 and LED 2 (STATUS 1 and STATUS 0) on Interposer Board Do Not Illuminate After Programming

If one or more of the status LEDs on the interposer board do not illuminate,

1. Check if the clock is set up properly on the external reference clock.
2. Ensure the clock is connected properly to J8 or J13 and to the reference out connection on the external clock device.
3. In the **Ref Clock Setup** tab, check that the frequency in the **Ref A** or **Ref B** box is the same as the reference clock, and the selected **Ref Clock Selection** option button is the same as the connector being used on the interposer board to receive the clock signal (see the Clock Setup section for details).

### ERROR HANDLING

The SCES provides the user with a number of error messages in case there are problems with the hardware or software configuration. The error messages the SCES can display are intended to provide a description of the problem encountered by the software. If the error description refers to the DLL command, refer to the API and DLL help files supplied with the SCES.



### TYPICAL PERFORMANCE

Figure 66, Figure 67, Figure 68, and Figure 69 show typical transmitter adjacent channel leakage power ratio (ACLR) performance of the ADRV-DPD1/PCBZ radio board. The difference between the DPD turned on and off is shown in the improved ACLR performance when DPD is enabled on these 5 MHz and 20 MHz bandwidth LTE carriers.




Figure 66. Tx1 5 MHz ACLR




Figure 67. Tx1 20 MHz ACLR




Figure 68. Tx2 5 MHz ACLR




Figure 69. Tx2 20 MHz ACLR

Power measured is the total channel power of the 4.515 MHz or 18.015 MHz channels relative to the transmit channel power. All measurements are taken on a transmitted signal with a transmit power of 24 dBm at the antenna connector. The test waveforms were 3GPP E-TM1.1, 7.0 dB peak to mean -11 dBFS rms, centered on the transmitter LO.

Table 12. Tx1 5 MHz DPD Off ACLR

Offset (MHz)	Power (dBc)
-15	-63.8
-10	-52.4
-5	-39.6
+5	-41.1
+10	-53.0
+15	-63.7

Table 13. TX1 5 MHz DPD On ACLR

Offset (MHz)	Power (dBc)
-15	-67.4
-10	-63.1
-5	-60.1
+5	-59.1
+10	-62.5
+15	-66.9

Table 14. TX1 20 MHz DPD Off ACLR

Offset (MHz)	Power (dBc)
-40	-54.6
-20	-38.8
+20	-42.1
+40	-54.4

Table 15. TX1 20 MHz DPD On ACLR

Offset (MHz)	Power (dBc)
-40	-62.5
-20	-57.3
+20	-57.3
+40	-64.6

Table 16. TX2 5 MHz DPD Off ACLR

Offset (MHz)	Power (dBc)
-15	-64.2
-10	-53.4
-5	-39.7
+5	-41.1
+10	-53.7
+15	-63.9

Table 17. TX2 5 MHz DPD On ACLR

Offset (MHz)	Power (dBc)
-15	-68.5
-10	-64.5
-5	-59.7
+5	-59.5
+10	-64.4
+15	-68.2

Table 18. TX2 20 MHz DPD Off ACLR

Offset (MHz)	Power (dBc)
-40	-55.2
-20	-39.0
+20	-41.5
+40	-53.8

Table 19. TX2 20 MHz DPD On ACLR

Offset (MHz)	Power (dBc)
-40	-63.0
-20	-57.0
+20	-55.6
+40	-64.0

## ELECTRICAL SPECIFICATIONS

Table 20. General  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 5.1\text{ V}$ ,  $50\ \Omega$  System

Parameter	Value			Unit	Test Conditions
	Min	Typ	Max		
Frequency and Bandwidths					
RF Transmitter Frequency Range	2620		2690	MHz	Tx
	2500		2570	MHz	Rx
RF Bandwidth			40	MHz	
Environmental					
Operational Temperature	0		35 <sup>1</sup>	°C	

<sup>1</sup> Maximum operational temperature refers to temperature in still air with heatsink supplied. Other heatsinking arrangements are possible.

Table 21. RF Performance  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 5.1\text{ V}$ ,  $50\ \Omega$  System

Parameter	Value			Unit	Test Conditions
	Min	Typ	Max		
Transmitter Specification					
Maximum Transmitter Output Power <sup>1</sup>		24		dBm	20 MHz bandwidth, LTE E-TM1.1, peak to average power ratio (PAR) = 7 dB
Transmitter Output Power Accuracy		0.025		dB	
ACLR at 20 MHz Offset	47	52		dBc	20 MHz bandwidth, LTE E-TM1.1, O/P = 24 dBm, PAR = 7 dB
Error Vector Magnitude (EVM) <sup>2</sup>		4.8		%	20 MHz bandwidth, LTE E-TM3.1 (64 QAM), PAR = 7 dB
Receiver Specification					
Receiver Noise Figure		7.9	10.7	dB	2535 MHz
Receiver Front End Gain		6	9	dB	Antenna port to <a href="#">AD9375</a>
Receiver <a href="#">AD9375</a> Gain		30		dB	<a href="#">AD9375</a>

<sup>1</sup> Output power at each antenna port.

<sup>2</sup> EVM measured with specific crest factor reduction algorithm.

## BILL OF MATERIALS

Table 22. ADRV-DPD1/PCBZ Electrical Bill of Materials

Designator	Description	Manufacturer	Part Number
C1, C3, C5, C9, C144, C145, C198, C199, C200, C201	Capacitors, 0201, 100 pF, 50 V, COG, ±5%	Murata	GRM0335C1H101JD01D
C2, C7	Capacitors, 0201, 0.5 pF, 25 V, COG, ±0.1 pF	Murata	GJM0335C1ER50BB01D
C4, C8, C197, C205	Capacitors, 0201, 1.0 pF, 25 V, COG, ±0.1 pF	Murata	GJM0335C1E1R0BB01D
C6, C10, C12, C14	Capacitors, 0201, 6.0 pF, 25 V, COG, ±0.5 pF	Murata	GJM0335C1E6R0DB01D
C11, C13	Capacitors, 0201, 5.6 pF, 25 V, COG, ±0.5 pF	Murata	GJM0335C1E5R6DB01D
C15, C21, C24, C26, C27, C30, C33, C34, C37, C41, C43, C45, C50, C52, C54, C55, C57, C58, C59, C60, C62, C64, C81, C82, C110, C134, C143, C152, C153, C158, C159, C214	Capacitors, 0402, 1.0 µF, 10 V, X5R, ±10%	Murata	GRM155R61A105KE15D
C16, C70, C74, C122, C141, C150, C167	Capacitors, 0603, 10 µF, 10 V, X5R, ±10%	Murata	GRM188R61A106KE69D
C17, C18, C19, C20, C22, C23, C25, C28, C29, C35, C38, C39, C40, C42, C48, C49, C51, C53, C56, C61, C63, C66, C67, C71, C75, C108, C132, C139, C147, C211, C215	Capacitors, 0201, 0.10 µF, 10 V, X5R, ±10%	Murata	GRM033R61A104KE84D
C31	Capacitors, 0201, 1000 pF, 25 V, X7R, ±10%	Murata	GRM033R71E102KA01D
C32, C36, C46, C47, C65, C68, C69, C213	Capacitors, 0805, 100 µF, 4 V, X5R, ±20%	Murata	GRM21BR60G107ME15
C44, C168, C212	Capacitors, 0201, 10000 pF, 10 V, X7R, ±10%	Murata	GRM033R71A103KA01D
C72, C76, C84, C91, C96, C99, C113, C123, C126, C129, C138, C160, C171, C175, C203	Capacitors, 0402, 0.10 µF, 16 V, X5R, ±10%	Murata	GRM155R61C104KA88D
C73, C83	Capacitors, 1206, 100 µF, 10 V, X5R, ±20%	TDK	C3216X5R1A107M160AC
C77, C78, C79, C80, C86, C87, C88, C89, C94, C95, C109, C125, C131, C133, C156, C157, C164, C166, C169, C170	Capacitors, 0805, 47 µF, 10 V, X5R, ±20%	Murata	GRM21BR61A476ME15D
C85, C92, C98, C106	Capacitors, 0805, 10 µF, 25 V, X5R, ±10%	Murata	GRM219R61E106KA12D
C90, C93, C101, C102, C111, C112, C120, C121, C135, C136, C165, C208	Capacitors, 0402, 3300 pF, 50 V, X7R, ±10%	Murata	GRM155R71H332KA01D
C97, C100	Capacitors, 0402, 2200 pF, 50 V, X5R, ±10%	Murata	GRM155R61H222KA01D
C105, C115, C116, C127, C140, C146, C162, C163, C173, C174, C182, C183, C188, C189, C190, C191, C220, C221	Capacitors, 0402, 8.2 pF, 50 V, COG, ±0.1 pF	Murata	GJM1555C1H8R2BB01D
C107, C114, C118, C119, C124, C128, C130, C137, C148, C149, C155, C161, C172, C178, C179, C180, C181, C184, C185, C186, C187, C202, C206, C207	Capacitors, 0402, 100 pF, 50 V, COG, ±5%	Murata	GRM1555C1H101JA01D
C117, C154, C222, C223	Capacitors, 0201, 4.3 pF, 25 V, COG, ±0.25 pF	Murata	GJM0335C1E4R3CB01D
C176, C177	Capacitors, 0603, 0.10 µF, 50 V, X7R, ±10%	Murata	GRM188R71H104KA93D
C192, C193, C194, C195	Capacitors, 0201, 8.2 pF, 25 V, COH, ±0.5 pF	Murata	GJM0336C1E8R2DB01D
C216, C217, C218, C219	Capacitors, 0402, 1.3 pF, 50 V, COG, ±0.1 pF	Murata	GJM1555C1H1R3BB01D
D2, D3	Surface mount limiter diodes, 75 V	Skyworks	CLA4606-085LF
J1	100-position connector header	SAMTEC	ERM8-050-02.0-S-DV-K-TR

Designator	Description	Manufacturer	Part Number
J3, J4	SMP RF connectors, PCB Straight receptacle, 4 solder legs	Radiall	R222 426 300
L1, L2	Inductors, 0201, 3.9 nH, ±0.1 nH	Murata	LQP03TN3N9B02P
L3, L4	Inductors, 0201, 6.2 nH, ±3%	Murata	LQP03TN6N2H02P
L6, L30	Inductors, 0402, 36 nH, ±2%	Murata	LQW15AN36NG00
L7, L31	Inductors, 0402, 1.0 nH, ±0.3 nH	Murata	LQG15HN1N0S02
L8, L32	Inductors, 0402, 30 nH, ±2%	Murata	LQW15AN30NG00
L10, L11	Ferrites, 0201, 33 Ω, ±25%	Murata	BLM03PX330SN1
L12, L18, L21, L23, L26	Ferrites, 0402, 120 Ω, ±25%	Murata	BLM15PX121SN1D
L13, L15	Inductors, 0201, 10 nH, ±3%	Murata	LQP03TN10NH02P
L14, L19, L20, L22, L25, L52, L66, L70	Ferrites, 0402, 470 mΩ, ±25%	Murata	BLM15PX471SN1D
L16, L17	Inductors, 0201, 27 nH, ±5%	TDK	MLK0603L27NJT000
L24, L51, L53	Ferrites, 0402, 220 Ω, ±25%	Murata	BLM15PX221SN1D
L27, L37, L38, L39	Ferrites, 0603, 120 Ω, ±25%	Murata	BLM18KG121TN1D
L28, L29	Inductors, 2.5 × 2.0 × 1.2, 2.2 μH, ±20%	Toko	1239AS-H-2R2M
L33, L34, L40, L41, L55, L56, L57, L59, L60, L61, L67, L71, L78, L79, L80, L81	Ferrites, 0402, 33 Ω, ±25%	Murata	BLM15PX330SN1D
L35, L36	Inductors, 4020, 1 μH, ±20%	Coilcraft	XFL4020-102MEC
L42, L43	Inductors, 0402, 24 nH, ±2%	Murata	LQW15AN24NG00
L44, L45, L46, L47	Inductors, 0402, 27 nH, ±5%	Murata	LQW15AN27NJ00
L48	Ferrite, 0805, 33 Ω, ±25%	Tayio Yuden	FBMJ2125HM330-T
L54, L62	Inductors, 0402, 8.2 nH, ±2%	Murata	LQW15AN8N2G00D
L58, L63	Inductors, 0402, 4.7 nH, ±0.1 nH	Murata	LQW15AN4N7B00D
L85, L87	Inductors, 0402, 2.7 nH, ±0.1 nH	Murata	LQW15AN2N7B00D
Q1	Dual N-channel 20 V (D-S) MOSFET	Vishay	SiA906EDJ-T1-GE3
R1	Resistor, 0201, 100 Ω, thick film, ±1%	Rohm	MCR006YZPF1000
R2, R6, R87, R92, R109, R131, R147, R148	Resistors, 0402, 4.7 kΩ, thick film, ±1%	Rohm	MCR01MZPF4701
R4	Resistor, 0402, 1 kΩ, thick film, ±1%	Rohm	MCR01MZPF1001
R5	Resistor, 0402, 14.3 kΩ, thick film, ±1%	Rohm	MCR01MZPF1432
R7, R8, R15, R23, R47, R52, R56, R76, R85, R88, R89, R91, R104, R105, R106, R107, R108, R113, R116, R132, R133	Resistors, 0402, 10 kΩ, thick film, ±1%	Rohm	MCR01MZPF1002
R9, R14, R20, R21, R32, R33, R35, R36, R42, R43, R54, R69, R110, R111, R114, R125, R126, R137, R140, R143, R144, R146	Resistors, 0402, 0 Ω, thick film	Rohm	MCR01MZPJ000
R10	Resistor, 0402, 15 kΩ, thick film, ±1%	Rohm	MCR01MZPF1502
R11, R22, R27	Resistors, 0402, 10 kΩ, thick film, ±0.5%	Yageo	RT0402DRD0710KL
R17, R94, R112, R117, R124, R135	Resistors, 0402, 100 kΩ, thick film, ±1%	Rohm	MCR01MZPF1003
R18	Resistor, 0402, 31.6 kΩ, thick film, ±0.5%	Yageo	RT0402DRD0731K6L
R19, R26	Resistor, 0402, 22 kΩ, thick film, ±1%	Rohm	MCR01MZPF2202
R24, R34, R39, R57, R58, R62, R64, R74	Resistors, 0201, 0 Ω, thick film	Rohm	MCR006YZPJ000

Designator	Description	Manufacturer	Part Number
R25	Resistor, 0402, 13 k $\Omega$ , thick film, $\pm 0.5\%$	Yageo	RT0402DRD0713KL
R29	Resistor, 0402, 10.2 k $\Omega$ , thick film, $\pm 0.5\%$	Yageo	RT0402DRD0710K2L
R40, R72, R93, R121	Resistors, 0402, 2.2 k $\Omega$ , thick film, $\pm 1\%$	Rohm	MCR01MZPF2201
R41, R45	Resistors, 0402, 18 $\Omega$ , thick film, $\pm 1\%$	Rohm	MCR01MZPF18R0
R44, R48, R49, R60	Resistors, 0402, 294 $\Omega$ , thick film, $\pm 1\%$	Rohm	MCR01MZPF2940
R46, R66	Resistors, 0402, 105 $\Omega$ , thick film, $\pm 1\%$	Rohm	MCR01MZPF1050
R50, R65	Resistors, 0603, 49.9 $\Omega$ , thick film, $\pm 1\%$	Rohm	MCR03EZPFX49R9
R51, R53, R67, R68	Resistors, 0402, 78.7 $\Omega$ , thick film, $\pm 1\%$	Rohm	MCR01MZPF78R7
R55, R70, R77, R90	Resistors, 0402, 8.2 k $\Omega$ , thick film, $\pm 1\%$	Rohm	MCR01MZPF8201
R59, R78	Resistors, 0402, 12 $\Omega$ , thick film, $\pm 1\%$	Rohm	MCR01MZPF12R0
R61, R63, R81, R83	Resistors, 0402, 430 $\Omega$ , thick film, $\pm 1\%$	Rohm	MCR01MZPF4300
R127, R128	Resistors, 0402, 6.34 k $\Omega$ , thick film, $\pm 0.5\%$	Yageo	RT0402DRD076K34L
T2, T5	Ultra low profile 0805 baluns 50 $\Omega$ to 50 $\Omega$ balanced	Anaren	B0322J5050AHF
T3, T6	Ultra low profile 0805 baluns 50 $\Omega$ to 200 $\Omega$ balanced	Anaren	BD0826J50200AHF
U1	Integrated dual RF transceiver with observation	Analog Devices	<a href="#">AD9375BBCZ</a>
U2	Low voltage temperature sensors	Analog Devices	<a href="#">TMP36GRTZ-REEL7</a>
U3	Quad buck regulator integrated power solution	Analog Devices	<a href="#">ADP5054ACPZ</a>
U4, U8	2655 MHz isolators (CW)	TDK	CU4S0506AT-2655-00
U5, U9	30 dB directional couplers	Anaren	X3C26P1-30S
U6, U11	Band 7 UPD series duplexers	CTS	UPD007A
U7, U15	Programmable gain amplifiers (0.7 GHz to 3.4 GHz)	Analog Devices	<a href="#">ADL5335ACPZ</a>
U10, U14	2490 MHz to 2690 MHz power amplifiers	Skyworks	SKY66297-11
U12, U13	200 MHz to 3800 MHz broad-band low noise amplifiers	Skyworks	SKY67159-396LF
U16, U21	RF filters for small cells (2535 MHz)	TDK	B9629
U17, U18	Buffers with open drain outputs	NXP	74LVC2G07GW
U19	Inverters with open drain outputs	NXP	74LVC2G06GW
U20, U22	RF low-pass filters	TDK	DEA162690LT-5051B1
U23	128 kB SPI CMOS serial EEPROM, TSSOP-8	On-Semi	CAT25128YI-GT3
SH1	ADI RF card bottom shieldcan	Benetel	31082267
SH2	ADI RF card top shieldcan	Benetel	31082268
SH3	ADI RF card PSU shieldcan	Benetel	31082269

Designator	Description	Manufacturer	Part Number
PCB1	AD9375 small cell reference design PCB_REV1.3	Benetel	31282247
HW1, HW2, HW3, HW4	PCB adhesive, applied to U6 and U11	RS	567-581

Table 23. ADRV-DPD1/PCBZ Mechanicals Bill of Materials

Designator	Description	Manufacturer	Part Number
HW5, HW6, HW7	Screws, M3, 16 mm long pozi pan	Duratool	1420393
HW8, HW9, HW10, HW11	Screws, M3, steel, 6 mm, bright zinc, flat/countersunk head pozidriv	Duratool	1420397
HW12, HW13, HW14	Washers, plain, M3	Duratool	1377551
HW15, HW16, HW17	Washers, lock, M3	Duratool	1624024
HW18	Heatsink, machining	Benetel	31082282
HW19	Heatsink, interface	Benetel	31082283
HW20	Thermal compound, syringe, 10 ML	Fischer Elektronik	WLPK 10
HW21	Gap pad	Benetel	31082284
HW22, HW23	Gap pads	Benetel	31082285
HW24	EMC gasket	Benetel	31082287
H25, H26, H27	Standoffs and spacers, 9 mm	RAF Electronic Hardware	M0538-3-AL

Table 24. ADRV-DPD1/PCBZ Empty Pads (Do Not Fit)

Designator	Description
C103, C104, C142, C151, C196, C204, C209, C210	Capacitors, 0201
L72, L73, L75, L76, L84, L86	Inductors, 0402
R73, R75, R82, R84, R86, R95	Resistors, 0201
R12, R13, R28, R30, R31, R37, R38, R71, R97, R98, R100, R101, R136, R138, R139, R141	Resistors, 0402
R3, R16	Resistors, 0603

Table 25. ADRV-INTERPOS1/PCBZ Electrical Bill of Materials

Designator	Description	Manufacturer	Part Number
C1, C39, C54, C56, C57, C58, C59, C60, C63, C64, C83, C86, C88, C89, C116, C127, C128, C129, C130, C132	Capacitors, 0402, 1.0 $\mu$ F, 6.3 V, X5R	Murata	GRM155R60J105KE19D
C2, C3, C4, C5, C6, C7, C8, C9, C10, C11, C12, C13, C14, C15, C16, C17, C18, C19, C20, C25, C26, C40, C46, C52, C53, C65, C69, C76, C81, C90, C91, C92, C93, C94, C95, C96, C97, C98, C99, C100, C101, C102, C103, C104, C105, C106, C107, C115, C117, C125	Capacitors, 0402, 0.1 $\mu$ F, 16 V, X7R	Murata	GRM155R71C104KA88D
C21, C28, C29, C62, C113, C123	Capacitors, 0402, 0.01 $\mu$ F, 25 V, X5R	TDK	C1005X5R1E103K050BA
C22, C66, C67, C68, C77, C78, C80, C82, C84, C85	Capacitors, 0805, 10 $\mu$ F, 25 V, X5R	TDK	C2012X5R1E106M
C23, C33, C41, C50	Capacitors, 0402, 1000 pF, 50 V, C0G	Murata	GRM1555C1H102JA01D
C30, C32	Capacitors, 0402, 470 pF, 50 V, C0G	Murata	GRM1555C1H471GA01D
C34, C35, C43, C44	Capacitors, 1206, 100000 pF, 50 V, C0G	Murata	GRM31C5C1H104JA01
C36	Capacitors, 0603, 0.47 $\mu$ F, 16 V, X7R	Murata	GCM188R71C474KA55D
C37, C70, C79	Capacitors, 0402, 3900 pF, 10 V, C0G	Murata	GRM1557U1A392JA01D
C38, C48, C49, C55, C71, C72, C73, C74, C75, C108, C109, C110, C111, C112, C114, C119	Capacitors, 1210, 47 $\mu$ F, 16 V, X5R	Murata	GRM32ER61C476ME15L
C45	Capacitor, 0603, 1500 pF, 50 V, C0G	Murata	GRM1885C1H152JA01D
C47	Capacitor, 0402, 1 $\mu$ F, 25 V, X6S	Murata	GRM155C81E105KE11
C51, C118	Capacitors, 1206, 0.1 $\mu$ F, 50 V, C0G	Murata	GRM31C5C1H104JA01L
C61	Capacitor, polarized, 100 $\mu$ F, 25 V	Panasonic	EEE-FC1E101P



Designator	Description	Manufacturer	Part Number
D1, D4, D5	Diodes, Schottky, 40 V, 5 A surface mount SMC	On Semiconductor	MBRS540T3G
D2	Diode, Schottky, 30 V, 5 A surface mount	Micro Commercial Components	SK53A-LTP
D3	TVS DIODE 13 VWM 27.2 VC SMB	STMicroelectronics	SMBJ13A-TR
F1	Surface mount fuse, 5 A VFA slimline, 1206	Littlefuse	0466005.NR
FB1, FB2, FB3, FB4, FB5, FB6, FB7, FB8, FB9	Ferrite, 120 Ω	Murata	BLM18KG121TN1D
FL1	EMI network filter, 50 MΩ 25 V 15 A EMIFIL	Murata	BNX016-01
J1, J2, J9, J10	Headers 2 × 8 0.1 inches	SAMTEC	TSW-108-08-G-D
J3, J4, J8, J13	SMA connector jacks, female socket 50 Ω	Cinch Technology	142-0701-201
J5, J6, J11, J12	MMCX vertical surface mount connectors	SAMTEC	MMCX-J-P-H-ST-SM1
J7	20-position header, unshrouded connector 0.05 inches	SAMTEC	FTSH-110-01-L-DV-K
J14	DC power connectors power jacks	CUI	PJ-102BH
J15, J26	4-position 2.54 mm solder ST through holes 10 A and contacts	TE Connectivity	282834-4
J16	Header 2 × 3 0.1 inches	SAMTEC	TSW-103-08-G-D
J20, J22	100-position connector headers	SAMTEC	ERF8-050-05.0-S-DV-K-TR
J21	160-position board to board connector	SAMTEC	ASP-134604-01
J23, J28	2-pin headers	Amphenol Connex	69157-102
J24	400-position board to board connector	SAMTEC	ASP-134488-01
L3	Inductor, 15 μH	Coilcraft	XAL4040-153MEB
L4, L5	Inductor, 4.7 μH	Coilcraft	XAL6060-472MEB
LED1, LED2, LED5, LED7, LED8, LED9, LED11	Green LEDs, 2.2 V, 0603	Rohm	SML-310MTT86
LED12	Red LED, 1.8 V, 0603	Rohm	SML-311UTT86
Q1, Q2	MOSFETs N-channel 20 V 12 A	Vishay Siliconix	SIA448DJ-T1-GE3
R2, R4, R5, R7, R9, R13, R14, R16, R18, R20, R28, R29, R34, R36, R44, R49, R50, R71, R73, R74, R75, R76, R77, R79, R80, R81, R82, R83, R84, R85, R86, R87, R88, R92, R93, R125, R126, R128, R130, R134, R137, R139, R141, R145, R146, R149, R150, R152, R154, R155, R156, R157, R158, R159, R160, R162, R164, R165, R166, R167, R168, R169, R170, R172, R173, R174, R175, R176, R177, R178, R179, R180, R181, R182, R183, R184, R185, R186, R191, R199, R200, R201, R202, R203, R205, R207, R209, R218, R219, R220, R221, R261, R262, R263, R277, R278, R279, R280, R281, R282, R283, R284, R303, R317, R321, R322, R323, R324, R325, R328, R371, R372	Resistors, 0402, 0 Ω	Rohm	MCR01MZPJ000
R8, R10, R11, R15, R48, R136	Resistors, 0402, 100 Ω	Rohm	MCR01MZPF1000
R12	Resistor, 0402, 430 kΩ	Rohm	MCR01MZPF4303

Designator	Description	Manufacturer	Part Number
R22, R25, R60, R65, R66, R67, R68, R69, R70, R97, R108, R114, R118, R120, R123, R143, R147, R148, R161, R163, R171, R194, R197, R198, R204, R210, R212, R213, R214, R216, R217, R225, R226, R227, R228, R229, R230, R231, R232, R235, R240, R244, R245, R249, R254, R256, R257, R258, R259, R264, R265, R266, R267, R268, R272, R273, R274, R275, R285, R287, R288, R289, R290, R291, R292, R293, R294, R311, R312, R315, R316, R320, R326, R331, R332, R334, R335, R336, R337, R339, R340, R341, R342, R343, R344, R345, R346, R347, R348, R349, R350, R351, R352, R355, R356, R357, R358, R362, R363, R364, R365, R367, R368, R369, R370, R374, R376, R381, R382, R383, R384, R385	Resistors, 0402, 10 k $\Omega$	Rohm	MCR01MZPF1002
R23, R24	Resistors, 0402, 390 $\Omega$	Rohm	MCR01MZPF3900
R30, R43, R54, R58, R59, R61, R62, R64, R115, R117, R121, R124, R153, R206, R208, R215, R233, R234, R250, R251, R252, R255, R271, R286, R314, R327, R329, R330, R333, R338, R353, R354, R359, R360, R361, R366, R375, R377	Resistors, 0402, 1 k $\Omega$	Rohm	MCR01MZPF1001
R32, R99, R101, R188, R189	Resistors, 0402, 2.7 k $\Omega$	Rohm	MCR01MZPF2701
R33, R100, R106, R127	Resistors, 0402, 51 k $\Omega$	Rohm	MCR01MZPF5102
R40, R42	Resistors, 0402, 100 k $\Omega$	Rohm	MCR01MZPF1003
R41, R91, R195, R196	Resistors, 1206, 0 $\Omega$	Rohm	MCR18EZPJ000
R47, R56, R57, R72	Resistors, 0402, 1 M $\Omega$	Rohm	MCR01MZPF1004
R63	Resistor, 0402, 332 $\Omega$	Rohm	MCR01MZPF3320
R78, R96	Resistors, 0603, 1.0 k $\Omega$	Koa Speer	RK73H1JTTD1001F
R94, R241	Current sense resistors, 0.05 $\Omega$	Ohmite	LVK12R050DER
R95	Resistor, 1206, 1.5 k $\Omega$	Rohm	MCR18EZPJ152
R98, R187	Resistors, 0402, 51.1 k $\Omega$	Panasonic	ERA-2AEB5112X
R103, R151	Resistors, 0402, 10 k $\Omega$	Vishay Dale	TNPW040210K0BEED
R104, R109	Resistors, 0402, 13 k $\Omega$	Rohm	MCR01MZPF1302
R105, R111, R119, R192	Resistors, 0402, 200 $\Omega$	Rohm	MCR01MZPF2000
R110	Resistor, 0402, 39 k $\Omega$	Panasonic	ERA-2AEB393X
R112	Resistor, 2512, 0.1 $\Omega$	Vishay Dale	WSLT2512R1000FEA
R113	Resistor, 0402, 3.9 k $\Omega$	Rohm	MCR01MZPJ392
R122	Resistor, 0402, 220 $\Omega$	Rohm	MCR01MZPF2200
R211	Resistor, 0402, 680 $\Omega$	Rohm	MCR01MZPF6800
R319	Resistor, 0603, 0 $\Omega$	Rohm	MCR03EZPJ000
T1, T2	4.5 MHz to 3000 MHz, 1:1 transmission line transformers	Macom	MABA-007159-000000
U1	IC clock generator, 1.25 GHz VCO	Analog Devices	<a href="#">AD9528BCPZ</a>
U2	Buffer, noninverting, 3 element, 1 bit per element	Texas Instruments	SN74LVC3G34DCUR
U3	General-purpose amplifier, 1 circuit, rail to rail	Analog Devices	<a href="#">AD8605ARTZ</a>
Y2 (U4)	VCXO oscillator 122.880 MHz, 14 x 9 mm	Abracon	ABLNO-V-122.880MHZ
U5	IC EEPROM 2 kB 400 KHz	ST Microelectronics	M24C02-WDW6TP
U6, U13, U14, U18, U19, U21, U22, U35, U36, U37, U38	Buffers and line drivers quad bus buffer gate	Texas Instruments	SN74AUC125RGYR
U7	Single 2-input positive-OR gate	Texas Instruments	SN74LVC1G32DRL
U8	Hex buffer/driver with open drain output	Texas Instruments	SN74AUC07RGYR
U9, U11, U15, U23, U24, U25, U27, U28, U30, U31, U32, U33, U34	TVS diodes, 3.3 VWM, 17 VC	Diodes Inc.	D1213A-0450-7

Designator	Description	Manufacturer	Part Number
U10, U12 U16, U26	Single Schmitt trigger buffers High voltage, current shunt monitors	Texas Instruments Analog Devices	SN74AUC1G17DRLR AD8211YRJZ-RL7
U17	Quad buck regulator integrated power solution	Analog Devices	ADP5054ACPZ
U20	Linear voltage regulator IC positive fixed	Analog Devices	ADM7154ARDZ-3.3
U29, U39 PCB1	Decoders/demultiplexers 1 × 3:8 31112258_Interposer_PCB_Rev1.0	Texas Instruments Benetel	SN74LVC138ARGYR 31112258_Rev1.0

Table 26. ADRV-INTERPOS1/PCBZ Mechanical Bill of Materials

Designator	Description	Manufacturer	Part Number
H1, H2, H3, H4, H5, H6, H7, H8	Screws, M3, 6 mm long, pozi pan	Farnell	1419986
H9, H10, H11, H12, H13, H14, H15, H16	Washers, lock, M3	Farnell	1624024
H17, H18, H19, H20, H21, H22, H23, H24	Washers, plain M3	Farnell	1377551
H25, H26, H27, H28, H29, H30, H31, H32	7 mm metric standoffs	Mouser	761-M1304-3005-AL
HW13, HW14, HW15	2 way headers	Farnell	2505007
HW16	Cable, power	Benetel	31322366

Table 27. ADRV-INTERPOS1/PCBZ Empty Pads (Do Not Fit)

Designator	Description	Manufacturer	Part Number
C24, C27, C31, C42, C87	Capacitors, 0402	Murata (Recommended)	Not applicable
D6, D7	3 A, low VF mega Schottky barrier rectifiers, 40 V	NXP	PMEG4030ER
R1, R3, R6, R17, R19, R21, R26, R27, R31, R35, R37, R38, R39, R45, R46, R51, R52, R53, R55, R89, R90, R102, R107, R116, R129, R132, R133, R135, R138, R140, R142, R144, R190, R193, R302, R304, R313, R378, R379, R380	Resistors, 0402	Rohm (Recommended)	Not applicable
Y1 (U4)	VCXO oscillator 122.880 MHz 5 mm × 9 mm option	Taiten	A0145-O-002-3-122.88000MHz
J17, J18, J27, J32	Headers 1 × 2 0.1"	SAMTEC	TSW-102-08-G-S

INTERPOSER BOARD SCHEMATICS




Figure 70. ADP5054 Connections




Figure 71. Power Supply Connector




Figure 72. RF A Power Supply Connection

16493-272




Figure 73. RF B Power Supply Connection

16493-273




Figure 74. Clock ESD Protection

16493-274




Figure 75. Clock Power Filter

16493-275




Figure 76. Clock Power Decoupling

16493-276






Figure 77. Clock Input Baluns




Figure 78. Differential Lines




Figure 79. AD9528 Clock Generator Connections

16493-279




Figure 80. Oscillator and EEPROM Connection

164933-280




Figure 81. Oscillator Buffer and Optional Alternative Oscillator

16493-281




Figure 82. SPI Chip Select Decoder




Figure 83. RF A General Buffers




Figure 84. General Buffers

16493-284





Figure 85. RF B General Buffers

16493-285






Figure 86. GPIO ESD Protection

16493-286




Figure 87. RF A Enable Buffers

16483-287




Figure 88. RF B Enable Buffers

16493-288




Figure 89. Header Pin Connectors

16493-289




Figure 90. RF A 100-Pin Connector

16493-230




Figure 91. RF B 100-Pin Connector

19493-291




Figure 92. FMC HPC Row A and Row B

16493-392




Figure 93. FMC HPC Row C and Row D

16493-293






Figure 94. FMC HPC Row G and Row H

164953284




Figure 95. FMC HPC Row E, Row F, Row J, and Row K, Not Connected on EVAL-TPG-ZYNQ3 (Except for Power Connections)

16483-235

DUMMY CONNECTOR  
TO EASE CONNECTION TO EVAL-TPG-ZYNQ3




Figure 96. FMC LPC Dummy Connector




Figure 97. Mechanicals

RADIO BOARD SCHEMATICS

86493-298




Figure 98. ADP5054 Power Supply




Figure 99. AD9375 Power Connections for VDD\_IF, +1.8 V, +1.3V\_DIG, and +1.3V\_ANG

16483-299




Figure 100. AD9375 Power Connections for +1.3V\_ANG and Signal Grounds

16493-300




Figure 101. AD9375 Grounding






Figure 102. AD9375 Connections for GPIO, 3V3 GPIO, AUXDAC, Interrupt, Clock, and SPI Communications




Figure 103. AD9375 JESD204B and Receiver and Transmitter Enables




Figure 104. GPIO Pull-Up and Temperature Sensor




Figure 105. AD9375 RF Interface Connections





Figure 106. Rx1 Balanced to Unbalanced Transformer and Tx1 Filtering

16493-304

16493-305

16493-306




Figure 107. Rx2 Balanced to Unbalanced Transformer and Tx2 Filtering

16489-307

16493-308




Figure 108. ADL5335 and SKY66297 Connections




Figure 109. Tx1 and Rx1 Antenna and ORX\_1 Connection




Figure 110. Rx1 SKY67159 Low Noise Amplifier

16493-311




Figure 111. Tx2 ADL5335 and SKY66297 Connections




Figure 112. Tx2 and Rx2 Antenna and ORX\_2 Connection




Figure 113. Rx2 Low Noise Amplifier






Figure 114. 100-Way Connector

16493-314




Figure 115. Amplifier Enable Buffers and SPI EEPROM

16493-315




Figure 116. Mechanicals

16#483-316

## INTERPOSER BOARD PCB LAYERS

The eight layers of etched copper in the interposer board are shown in Figure 117 to Figure 124. Grey indicates a plated through hole to the adjacent layer(s). The board layers are made from Isola FR408HR FR4 with a copper foil. The boards make use of blind vias to connect between layers.




Figure 117. Layer 1 (Top)




Figure 118. Layer 2




Figure 119. Layer 3




Figure 120. Layer 4




Figure 121. Layer 5

10493-321






Figure 122. Layer 6




Figure 123. Layer 7

16489-323




Figure 124. Layer 8 (Bottom)

## RADIO BOARD PCB LAYERS

The eight layers of etched copper in the radio board are shown in Figure 125 to Figure 132. Grey indicates a plated through hole to the adjacent layer(s). The board layers are made from Isola FR408HR FR4 with a copper foil. The boards make use of blind vias to connect between layers.




Figure 125. Layer 1 (Bottom, 100-Pin Connector Side)




Figure 126. Layer 2




Figure 127. Layer 3




Figure 128. Layer 4




Figure 129. Layer 5






Figure 130. Layer 6



16493-331

Figure 131. Layer 7



16493-332

Figure 132. Layer 8 (Top, Antenna Connector Side)



# INTERPOSER BOARD CONNECTORS AND LEDS




Figure 133. ADRV-INTERPOS1/PCBZ Board Layout Schematic



NOTES



**ESD Caution**

**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

**Legal Terms and Conditions**

By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the "Evaluation Board"), you are agreeing to be bound by the terms and conditions set forth below ("Agreement") unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you ("Customer") and Analog Devices, Inc. ("ADI"), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term "Third Party" includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED "AS IS" AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER'S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI'S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS (\$100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.

©2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.  
UG16493-0-7/18(A)



www.analog.com